- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10248 > AD7650ACPZRL (Analog Devices Inc)IC ADC 16BIT CMOS 5V 48LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7650ACPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 4/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT CMOS 5V 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 570k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 77mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)偽差分，單極 |
| 配用： | EVAL-AD7650CBZ-ND - BOARD EVALUATION FOR AD7650 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
REV. 0
AD7650
–12–
The noise generated by the driver amplifier needs to be kept
as low as possible to preserve the SNR and transition noise
performance of the AD7650. The noise coming from the
driver is filtered by the AD7650 analog input circuit one-pole
low-pass filter made by R1 and C2 or the external filter if any
are used.
The driver needs to have a THD performance suitable to that
of the AD7650.
The AD8021 meets these requirements and is usually appropri-
ate for almost all applications. The AD8021 needs an external
compensation capacitor of 10 pF. This capacitor should have
good linearity as an NPO ceramic or mica type.
The AD8022 could also be used where dual version is needed
and gain of 1 is used.
The AD829 is another alternative where high-frequency (above
100 kHz) performance is not required. In gain of 1, it requires
an 82 pF compensation capacitor.
The AD8610 is another option where low bias current is needed
in low-frequency applications.
Voltage Reference Input
The AD7650 uses an external 2.5 V voltage reference. The volt-
age reference input REF of the AD7650 has a dynamic input
impedance. Therefore, it should be driven by a low impedance
source with an efficient decoupling between REF and REFGND
inputs. This decoupling depends on the choice of the voltage
reference, but usually consists of a low ESR tantalum capacitor
connected to the REF and REFGND inputs with minimum para-
sitic inductance. 47
F is an appropriate value for tantalum capacitor
when used with one of the recommended reference voltages:
The low-noise, low temperature drift ADR421 and AD780
voltage references.
The low-power ADR291 voltage reference.
The low-cost AD1582 voltage reference.
For applications using multiple AD7650s, it is more effective to
buffer the reference voltage with a low-noise, very stable op amp
such as the AD8031.
Care should also be taken with the reference temperature coeffi-
cient of the voltage reference which directly affects the full-scale
accuracy if this parameter matters. For instance, a
±15 ppm/°C
tempco of the reference changes the full scale by
±1 LSB/°C.
Note that VREF , as mentioned in the specification table, could
be increased to AVDD –1.85 V. Since the input range is defined
in terms of VREF, this would essentially increase the range to
make it a 0 V to 3 V input range with a reference voltage of 3 V.
The AD780 can be selected with a 3 V reference voltage.
Power Supply
The AD7650 uses three sets of power supply pins: an analog 5 V
supply AVDD, a digital 5 V core supply DVDD, and a digital
input/output interface supply OVDD. The OVDD supply allows
direct interface with any logic working between 2.7 V and 5.25 V.
To reduce the number of supplies needed, the digital core (DVDD)
can be supplied through a simple RC filter from the analog
supply as shown in Figure 5. The AD7650 is independent of
power supply sequencing and thus free from supply voltage
induced latchup.
Analog Input
Figure 6 shows an equivalent circuit of the input structure of the
AD7650.
C2
R1
D1
D2
C1
IN+
OR IN–
AGND
AVDD
Figure 6. Equivalent Analog Input Circuit
The two diodes, D1 and D2, provide ESD protection for the
analog inputs IN+ and IN–. Care must be taken to ensure that the
analog input signal never exceeds the supply rails by more than
0.3 V. This will cause these diodes to become forward-biased and
start conducting current. These diodes can handle a forward-
biased current of 100 mA maximum. For instance, these conditions
could eventually occur when the input buffer’s (U1) supplies are
different from AVDD. In such case, an input buffer with a short
circuit current limitation can be used to protect the part.
This analog input structure allows the sampling of the differential
signal between IN+ and IN–. Unlike other converters, the IN–
input is sampled at the same time as the IN+ input. By using
this differential input, small signals common to both inputs are
rejected. For instance, by using IN– to sense a remote signal
ground, difference of ground potentials between the sensor and
the local ADC ground are eliminated.
During the acquisition phase, the impedance of the analog input
IN+ can be modeled as a parallel combination of capacitor C1
and the network formed by the series connection of R1 and C2.
Capacitor C1 is primarily the pin capacitance. The resistor R1 is
typically 140
and is a lumped component made up of some
serial resistors and the on resistance of the switches. The capacitor
C2 is typically 60 pF and is mainly the ADC sampling capacitor.
During the conversion phase, where the switches are opened,
the input impedance is limited to C1. The R1, C2 makes a one-
pole low-pass filter that reduces undesirable aliasing effect and
limits the noise.
When the source impedance of the driving circuit is low, the
AD7650 can be driven directly. Large source impedances will
significantly affect the ac performances, especially the total
harmonic distortion.
Driver Amplifier Choice
Although the AD7650 is easy to drive, the driver amplifier needs
to meet at least the following requirements:
The driver amplifier and the AD7650 analog input circuit
must be able together to settle for a full-scale step the capacitor
array at a 16-bit level (0.0015%). In the amplifier’s data sheet,
the settling at 0.1% to 0.01% is more commonly specified. It
could significantly differ from the settling time at 16-bit level
and it should therefore be verified prior to the driver selection.
The tiny op amp AD8021, which combines ultralow noise and
a high-gain bandwidth, meets this settling time requirement
even when used with high gain up to 13.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B5F-MY | CONVERTER MOD DC/DC 72V 50W |
| VE-B5B-MY | CONVERTER MOD DC/DC 95V 50W |
| VE-B5B-MW | CONVERTER MOD DC/DC 95V 100W |
| MS3100R32-7P | CONN RCPT 35POS WALL MNT W/PINS |
| 13280-18PG-326 | CONN PLUG 18POS CABLE PIN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7650AST | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT, 570KSPS CMOS LOW COST CMOS ADC - Bulk |
| AD7650ASTRL | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:16-BIT, 570KSPS LOW COST CMOS ADC - Tape and Reel |
| AD7650ASTZ | 功能描述:IC ADC 16BIT 570KSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7650ASTZRL | 功能描述:IC ADC 16BIT CMOS 5V 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7651 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit 1 MSPS SAR Unipolar ADC with Ref |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。