- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10248 > AD7650ACPZRL (Analog Devices Inc)IC ADC 16BIT CMOS 5V 48LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7650ACPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 5/20頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT CMOS 5V 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 570k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 77mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)偽差分，單極 |
| 配用： | EVAL-AD7650CBZ-ND - BOARD EVALUATION FOR AD7650 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
REV. 0
–13–
AD7650
POWER DISSIPATION VS. THROUGHPUT
Operating currents are very low during the acquisition phase,
which allows a significant power saving when the conversion
rate is reduced as shown in Figure 7. This power saving depends
on the mode used. In impulse mode, the AD7650 automatically
reduces its power consumption at the end of each conversion
phase. This feature makes the AD7650 ideal for very low power
battery applications. It should be noted that the digital interface
remains active even during the acquisition phase. To reduce the
operating digital supply currents even further, the digital inputs
need to be driven close to the power supply rails (i.e., DVDD or
DGND for all inputs except EXT/
INT, INVSYNC, INVSCLK,
RDC/SDIN, and OVDD or OGND for these last four inputs).
100k
0.1
PO
WER
DISSIP
A
TION
–
W
SAMPLING RATE – SPS
100k
1k
10
1
100
10k
1M
10k
1k
100
10
1
0.1
WARP/NORMAL
IMPULSE
Figure 7. Power Dissipation vs. Sampling Rate
CONVERSION CONTROL
Figure 8 shows the detailed timing diagrams of the conversion
process. The AD7650 is controlled by the signal
CNVST which
initiates conversion. Once initiated, it cannot be restarted or
aborted, even by the power-down input PD, until the conver-
sion is complete. The
CNVST signal operates independently of
CS and RD signals.
CNVST
BUSY
MODE
t2
t1
t3
t4
t5
t6
t7
t8
ACQUIRE
CONVERT
ACQUIRE
CONVERT
Figure 8. Basic Conversion Timing
In impulse mode, conversions can be automatically initiated.
If
CNVST is held low when BUSY is low, the AD7650 controls
the acquisition phase and then automatically initiates a new
conversion. By keeping
CNVST low, the AD7650 keeps the
conversion process running by itself. It should be noted that the
analog input has to be settled when BUSY goes low. Also, at
power-up,
CNVST should be brought low once to initiate the
conversion process. In this mode, the AD7650 could sometimes
run slightly faster then the guaranteed limits in the impulse mode
of 444 kSPS. This feature does not exist in warp or normal modes.
t9
t8
RESET
DATA
BUSY
CNVST
Figure 9. RESET Timing
Although
CNVST is a digital signal, it should be designed with
special care with fast, clean edges, and levels with minimum
overshoot and undershoot or ringing.
It is a good thing to shield the
CNVST trace with ground and
also to add a low value serial resistor (i.e., 50 V) termination
close to the output of the component that drives this line.
For applications where the SNR is critical,
CNVST signal should
have a very low jitter. Some solutions to achieve that is to use a
dedicated oscillator for
CNVST generation or, at least, to clock
it with a high-frequency low-jitter clock as shown in Figure 5.
DIGITAL INTERFACE
The AD7650 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel data bus. The
AD7650 digital interface also accommodates both 3 V or 5 V logic
by simply connecting the OVDD supply pin of the AD7650 to
the host system interface digital supply. Finally, by using the
OB/
2C input pin, both two’s complement or straight binary
coding can be used.
The two signals
CS and RD control the interface. When at least
one of these signals is high, the interface outputs are in high
impedance. Usually,
CS allows the selection of each AD7650 in
multicircuits applications and is held low in a single AD7650
design.
RD is generally used to enable the conversion result on
the data bus.
t1
t3
t4
t11
CNVST
BUSY
DATA
BUS
CS = RD = 0
t10
PREVIOUS CONVERSION DATA
NEW DATA
Figure 10. Master Parallel Data Timing for Reading
(Continuous Read)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B5F-MY | CONVERTER MOD DC/DC 72V 50W |
| VE-B5B-MY | CONVERTER MOD DC/DC 95V 50W |
| VE-B5B-MW | CONVERTER MOD DC/DC 95V 100W |
| MS3100R32-7P | CONN RCPT 35POS WALL MNT W/PINS |
| 13280-18PG-326 | CONN PLUG 18POS CABLE PIN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7650AST | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT, 570KSPS CMOS LOW COST CMOS ADC - Bulk |
| AD7650ASTRL | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:16-BIT, 570KSPS LOW COST CMOS ADC - Tape and Reel |
| AD7650ASTZ | 功能描述:IC ADC 16BIT 570KSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7650ASTZRL | 功能描述:IC ADC 16BIT CMOS 5V 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7651 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit 1 MSPS SAR Unipolar ADC with Ref |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。