t
參數(shù)資料
型號(hào): AD7650ACPZRL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 8/20頁(yè)
文件大?。?/td> 0K
描述: IC ADC 16BIT CMOS 5V 48LFCSP
標(biāo)準(zhǔn)包裝: 2,500
位數(shù): 16
采樣率(每秒): 570k
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 77mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP-VQ(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類(lèi)型: 1 個(gè)偽差分,單極
配用: EVAL-AD7650CBZ-ND - BOARD EVALUATION FOR AD7650
REV. 0
AD7650
–16–
SCLK
SDOUT
D15
D14
D1
D0
D13
X15
X14
X13
X1
X0
Y15
Y14
CS
BUSY
SDIN
EXT/
INT = 1
INVSCLK = 0
t35
t36 t37
t31
t32
t16
t33
X15
X14
X
1
2
3
14
151617
18
RD = 0
t34
Figure 15. Slave Serial Data Timing for Reading (Read After Convert)
SDOUT
CS
SCLK
D1
D0
X
D15
D14
D13
12
3
14
15
16
t3
t35
t36 t37
t31
t32
t16
CNVST
BUSY
EXT/
INT = 1
INVSCLK = 0
RD = 0
Figure 16. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)
SCLK
SDOUT
RDC/SDIN
BUSY
DATA OUT
AD7650
#1
(DOWNSTREAM)
BUSY OUT
CNVST
CS
SCLK
AD7650
#2
(UPSTREAM)
RDC/SDIN
SDOUT
SCLK IN
CS IN
CNVST IN
CNVST
CS
Figure 17. Two AD7650s in a “Daisy-Chain” Configuration
External Clock Data Read During Conversion
Figure 16 shows the detailed timing diagrams of this method.
During a conversion, while both
CS and RD are both low, the
result of the previous conversion can be read. The data is shifted
out, MSB first, with 16 clock pulses and is valid on both rising
and falling edge of the clock. The 16 bits have to be read before the
current conversion is complete. If that is not done, RDERROR
is pulsed high and can be used to interrupt the host interface to
prevent incomplete data reading. There is no “daisy chain”
feature in this mode and RDC/SDIN input should always be tied
either high or low.
To reduce performance degradation due to digital activity, a fast
discontinuous clock of, at least 18 MHz, when impulse mode is
used, 25 MHz when normal mode is used or 40 MHz when
warp mode is used, is recommended to ensure that all the bits
are read during the first half of the conversion phase. It is also
possible to begin to read the data after conversion and continue to
read the last bits even after a new conversion has been initiated.
That allows the use of a slower clock speed like 14 MHz in impulse
mode, 18 MHz in normal mode and 25 MHz in warp mode.
相關(guān)PDF資料
PDF描述
VE-B5F-MY CONVERTER MOD DC/DC 72V 50W
VE-B5B-MY CONVERTER MOD DC/DC 95V 50W
VE-B5B-MW CONVERTER MOD DC/DC 95V 100W
MS3100R32-7P CONN RCPT 35POS WALL MNT W/PINS
13280-18PG-326 CONN PLUG 18POS CABLE PIN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7650AST 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT, 570KSPS CMOS LOW COST CMOS ADC - Bulk
AD7650ASTRL 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:16-BIT, 570KSPS LOW COST CMOS ADC - Tape and Reel
AD7650ASTZ 功能描述:IC ADC 16BIT 570KSPS 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
AD7650ASTZRL 功能描述:IC ADC 16BIT CMOS 5V 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7651 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:16-Bit 1 MSPS SAR Unipolar ADC with Ref