參數(shù)資料
型號(hào): AD7654ASTZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 8/28頁(yè)
文件大?。?/td> 0K
描述: IC ADC 16BIT 500KSPS DUAL 48LQFP
標(biāo)準(zhǔn)包裝: 1
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 500k
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 135mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 托盤(pán)
輸入數(shù)目和類(lèi)型: 2 個(gè)差分,單極
產(chǎn)品目錄頁(yè)面: 778 (CN2011-ZH PDF)
配用: EVAL-AD7654CBZ-ND - BOARD EVALUATION FOR AD7654
AD7654
Rev. B | Page 16 of 28
TYPICAL CONNECTION DIAGRAM
Figure 18 shows a typical connection diagram for the AD7654.
Different circuitry shown on this diagram is optional and is
discussed in the following sections.
ANALOG INPUTS
Figure 19 shows a simplified analog input section of the
AD7654.
INA1
RA
INB2
CS
AGND
AVDD
INA2
INAN
INBN
INB1
RB
03
05
7-
0
19
A0
A0 = L
A0 = H
Figure 19. Simplified Analog Input
The diodes shown in Figure 19 provide ESD protection for the
inputs. Care must be taken to ensure that the analog input
signal never exceeds the absolute ratings on these inputs. This
causes these diodes to become forward biased and start
conducting current. These diodes can handle a forward-biased
current of 120 mA maximum. This condition could eventually
occur when the input buffers (U1) or (U2) supplies are different
from AVDD. In such a case, an input buffer with a short-circuit
current limitation can be used to protect the part.
This analog input structure allows the sampling of the
differential signal between INx and INxN. Unlike other
converters, the INxN is sampled at the same time as the INx
input. By using these differential inputs, small signals common
to both inputs are rejected.
During the acquisition phase, for ac signals, the AD7654
behaves like a one-pole RC filter consisting of the equivalent
resistance RA, RB, and CS. The resistors RA and RB are typically
500 Ω and are a lumped component made up of some serial
resistors and the on resistance of the switches. The capacitor CS
is typically 32 pF and is mainly the ADC sampling capacitor.
This one-pole filter with a typical 3 dB cutoff frequency of
10 MHz reduces undesirable aliasing effects and limits the noise
coming from the inputs.
Because the input impedance of the AD7654 is very high, the
AD7654 can be driven directly by a low impedance source
without gain error. To further improve the noise filtering of the
AD7654 analog input circuit, an external one-pole RC filter
between the amplifier output and the ADC input, as shown in
Figure 18, can be used. However, the source impedance has to
be kept low because it affects the ac performance, especially the
total harmonic distortion. The maximum source impedance
depends on the amount of total harmonic distortion (THD)
that can be tolerated. The THD degrades as the source
impedance increases.
INPUT CHANNEL MULTIPLEXER
The AD7654 allows the choice of simultaneously sampling the
inputs pairs INA1/INB1 or INA2/INB2 with the A0 multiplexer
input. When A0 is low, the input pairs INA1/INB1 are selected,
and when A0 is high, the input pairs INA2/INB2 are selected.
Note that INAx is always converted before INBx regardless of
the state of the digital interface channel selection A/B pin. Also,
note that the channel selection control A0 should not be
changed during the acquisition phase of the converter. Refer to
the Conversion Control section and Figure 22 for timing details.
DRIVER AMPLIFIER CHOICE
Although the AD7654 is easy to drive, the driver amplifier
needs to meet at least the following requirements:
For multichannel, multiplexed applications, the driver
amplifier and the AD7654 analog input circuit together
must be able to settle for a full-scale step of the capacitor
array at a 16-bit level (0.0015%). In the amplifier’s data
sheet, the settling at 0.1% or 0.01% is more commonly
specified. It could significantly differ from the settling time
at a 16-bit level and, therefore, it should be verified prior to
the driver selection.
The noise generated by the driver amplifier needs to be kept
as low as possible to preserve the SNR and transition noise
performance of the AD7654. The noise coming from the
driver is filtered by the AD7654 analog input circuit one-
pole low-pass filter made by RA, RB, and CS. The SNR
degradation due to the amplifier is
π
+
=
2
dB
3
2
)
(
2
56
log
20
N
LOSS
Ne
f
SNR
where:
f–3 dB is the –3 dB input bandwidth in MHz of the AD7654
(10 MHz) or the cutoff frequency of the input filter, if
any is used.
N
is the noise factor of the amplifier (1 if in buffer
configuration).
eN
is the equivalent input noise voltage of the
op amp in nV/√Hz.
For instance, a driver like the AD8021 with an equivalent
input noise of 2 nV/√Hz, configured as a buffer, and thus
with a noise gain of +1, degrades the SNR by only 0.06 dB
with the filter in Figure 18, and by 0.10 dB without.
The driver needs to have a THD performance suitable to
that of the AD7654.
相關(guān)PDF資料
PDF描述
VI-B13-MW CONVERTER MOD DC/DC 24V 100W
AD7701ARZ IC ADC 16BIT LC2MOS 20-SOIC
AD7982BCPZ-RL7 IC ADC 18BIT 1MSPS PULSR 10LFCSP
VI-21L-MX CONVERTER MOD DC/DC 28V 75W
MAX9109EXT+T IC COMPAR LP SGL SC70-6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7654ASTZ 制造商:Analog Devices 功能描述:IC 16BIT ADC SMD 7654 LQFP48
AD7654ASTZRL 功能描述:IC ADC 16BIT DUAL 2CH 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7655 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC
AD7655ACP 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:LOW COST 4-CHANNEL 1 MSPS 16-BIT ADC - Bulk 制造商:Analog Devices 功能描述:IC 16BIT ADC SMD 7655 LFSCP-48
AD7655ACPRL 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R