- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10124 > AD7711ARZ-REEL7 (Analog Devices Inc)IC ADC 24BIT RTD I SOURCE 24SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7711ARZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT RTD I SOURCE 24SOIC |
| 標準包裝： | 400 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 1.03k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 52.5mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 80°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個單端，單極；1 個單端，雙極；1 個差分，單極；1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
2
REV.G
AD7711
–23–
Write Operation
Data can be written to either the control register or calibration
registers. In either case, the write operation is not affected by
the
DRDY line and does not have any effect on the status of
DRDY. A write operation to the control register or the calibra-
tion register must always write 24 bits.
Figure 13a shows a write operation to the AD7711 with
TFS
remaining low for the duration of the operation. A0 determines
whether a write operation transfers data to the control register
or to the calibration registers. This A0 signal must remain valid
for the duration of the serial write operation. As before, the serial
clock line should be low between read and write operations. The
serial data to be loaded to the AD7711 must be valid on the
high level of the externally applied SCLK signal. Data is clocked
into the AD7711 on the high level of this SCLK signal with the
MSB transferred first. On the last active high time of SCLK, the
LSB is loaded to the AD7711.
Figure 13b shows a timing diagram for a write operation to the
AD7711 with
TFS returning high during the operation and
returning low again to write the rest of the data-word. Timing
parameters and functions are very similar to that outlined for
Figure 13a, but Figure 13b has a number of additional times to
show timing relationships when
TFS returns high in the middle
of transferring a word.
Data to be loaded to the AD7711 must be valid prior to the
rising edge of the SCLK signal.
TFS should return high during
the low time of SCLK. After
TFS returns low again, the next bit
of the data-word to be loaded to the AD7711 is clocked in on
next high level of the SCLK input. On the last active high time
of the SCLK input, the LSB is loaded to the AD7711.
t32
t35
t36
t27
t26
t33
t34
MSB
LSB
SDATA (I)
SCLK (I)
TFS (I)
A0 (I)
Figure 13a. External Clocking Mode, Control/Calibration Register Write Operation
SDATA (I)
SCLK (I)
TFS (I)
A0 (I)
t32
t26
t30
t35
t36
t27
MSB
BIT N
BIT N+1
t35
t36
Figure 13b. External Clocking Mode, Control/Calibration Register Write Operation
(
TFS Returns High during Write Operation)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27468P13F35P | CONN RCPT 22POS JAM NUT W/PINS |
| IDT7203L25P | IC MEM FIFO 2048X9 25NS 28-DIP |
| LTC1609ACSW#TR | IC ADC SRL 16BIT 200KSPS 20-SOIC |
| VI-2NK-MX-F1 | CONVERTER MOD DC/DC 40V 75W |
| PT06W-12-3S | CONN PLUG 3 POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7711ASQ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC CMOS 24B w/ Matched RTD Excitation Crnt RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體: |
| AD7711SQ | 制造商:Analog Devices 功能描述:- Rail/Tube |
| AD7712 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC |
| AD7712_04 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。