參數(shù)資料
型號: AD7764BRUZ
廠商: Analog Devices Inc
文件頁數(shù): 20/33頁
文件大?。?/td> 0K
描述: IC ADC 24BIT S/D 312KSPS 28TSSOP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 24
采樣率(每秒): 312k
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 371mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 28-TSSOP
包裝: 管件
輸入數(shù)目和類型: 1 個(gè)差分,單極;1 個(gè)差分,雙極
產(chǎn)品目錄頁面: 779 (CN2011-ZH PDF)
AD7764
Rev. A | Page 26 of 32
CLOCKING THE AD7764
The AD7764 requires an external low jitter clock source. This
signal is applied to the MCLK pin. An internal clock signal
(ICLK) is derived from the MCLK input signal. The ICLK
controls the internal operation of the AD7764. The maximum
ICLK frequency is 20 MHz. To generate the ICLK,
ICLK = MCLK/2
For output data rates equal to those used in audio systems, a
12.288 MHz ICLK frequency can be used. As shown in Table 6,
output data rates of 96 kHz and 48 kHz are achievable with this
ICLK frequency.
MCLK JITTER REQUIREMENTS
The MCLK jitter requirements depend on a number of factors
and are given by
20
)
(
10
2
)
(
dB
SNR
f
OSR
t
IN
rms
j
×
π
×
=
where:
OSR = oversampling ratio = fICLK/ODR.
fIN = maximum input frequency.
SNR(dB) = target SNR.
Example 1
This example can be taken from Table 6, where:
ODR = 312.5 kHz.
fICLK = 20 MHz.
fIN (max) = 156.25 kHz.
SNR = 104 dB.
ps
t
rms
j
41
.
51
10
25
.
156
2
64
2
.
5
3
)
(
=
×
π
×
=
This is the maximum allowable clock jitter for a full-scale,
156.25 kHz input tone with the given ICLK and output
data rate.
Example 2
This second example can also be taken from Table 6, where:
ODR = 48 kHz.
fICLK = 12.288 MHz.
fIN (max) = 19.2 kHz.
SNR = 109 dB.
ps
470
10
2
.
19
2
256
45
.
5
3
)
(
=
×
π
×
=
rms
j
t
The input amplitude also has an effect on these jitter figures.
For example, if the input level is 3 dB below full scale, the allow-
able jitter is increased by a factor of √2, increasing the first
example to 144.65 ps rms. This happens when the maximum
slew rate is decreased by a reduction in amplitude.
Figure 49 and Figure 50 illustrate this point, showing the
maximum slew rate of a sine wave of the same frequency but
with different amplitudes.
1.0
–1.0
0.5
0
–0.5
06518-
022
Figure 49. Maximum Slew Rate of a Sine Wave
with an Amplitude of 2 V p-p
1.0
–1.0
0.5
0
–0.5
06518-
023
Figure 50. Maximum Slew Rate of the Same Frequency Sine Wave
as in Figure 49 with an Amplitude of 1 V p-p
相關(guān)PDF資料
PDF描述
AD7357BRUZ IC ADC DUAL14BIT 4.2MSPS 16TSSOP
AD7731BRZ IC ADC 24BIT SIGMA-DELTA 24-SOIC
LTC2355IMSE-14#PBF IC ADC 14BIT 3.5MSPS 10-MSOP
MAX9092AUA+T IC COMPARATOR GP DUAL 8UMAX
VI-B13-MX-F4 CONVERTER MOD DC/DC 24V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7764BRUZ-REEL7 功能描述:IC ADC 24BIT S/D 312KSPS 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7765 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs
AD7765_07 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 156 kSPS, 112 dB ヒ-ツ ADC with On-Chip Buffers and Serial Interface
AD7765BRUZ 功能描述:IC ADC 24BIT S/D 156KSPS 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7765BRUZ-REEL7 功能描述:IC ADC 24BIT S/D 156KSPS 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極