- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9775 > AD7853ANZ (Analog Devices Inc)IC ADC 12BIT SRL 200KSPS 24-DIP PDF資料下載
參數(shù)資料
| 型號： | AD7853ANZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/34頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT SRL 200KSPS 24-DIP |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標準包裝： | 15 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | 8051，QSPI?，串行，SPI? µP |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 33mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 24-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個偽差分，單極；1 個偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
REV. B
–25–
AD7853/AD7853L
high after the 16th SCLK rising edge as shown by the dotted
SYNC line in Figure 36. Thus a frame sync that gives a high
pulse, of one SCLK cycle minimum duration, at the beginning
of the read/write operation may be used. The rising edge of
SYNC enables the three-state on the DOUT pin. The falling
edge of
SYNC disables the three-state on the DOUT pin, and
data is clocked out on the falling edge of SCLK. Once
SYNC
goes high, the three-state on the DOUT pin is enabled. The
data input is sampled on the rising edge of SCLK and thus has
to be valid a time, t7, before this rising edge. The POLARITY
pin may be used to change the SCLK edge which the data is
sampled on and clocked out on. If resetting the interface is
required, the
SYNC must be taken high and then low.
Modes 4 and 5 (Self-Clocking Modes)
The timing diagrams in Figure 38 and Figure 39 are for Inter-
face Modes 4 and 5. Interface Mode 4 has a noncontinuous
SCLK output and Interface Mode 5 has a continuous SCLK
output. These modes of operation are especially different to all
the other modes since the SCLK and
SYNC are outputs. The
SYNC is generated by the part as is the SCLK. The master
clock at the CLKIN pin is routed directly to the SCLK pin for
Interface Mode 5 (Continuous SCLK) and the CLKIN signal is
gated with the
SYNC to give the SCLK (noncontinuous) for
Interface Mode 4.
Mode 2 (3-Wire SPI/QSPI Interface Mode)
This is the DEFAULT INTERFACE MODE.
In Figure 35 below we have the timing diagram for Interface
Mode 2 which is the SPI/QSPI interface mode. Here the
SYNC
input is active low and may be pulsed or tied permanently low.
If
SYNC is permanently low 16 clock pulses must be applied to
the SCLK pin for the part to operate correctly, and with a
pulsed
SYNC input a continuous SCLK may be applied provided
SYNC is low for only 16 SCLK cycles. In Figure 30 the SYNC
going low disables the three-state on the DOUT pin. The first
falling edge of the SCLK after the
SYNC going low clocks out
the first leading zero on the DOUT pin. The DOUT pin is
three-stated again a time t12 after the SYNC goes high. With the
DIN pin the data input has to be set up a time, t7, before the
SCLK rising edge as the part samples the input data on the
SCLK rising edge in this case. The POLARITY pin may be
used to change the SCLK edge which the data is sampled on
and clocked out on. If resetting the interface is required, the
SYNC must be taken high and then low.
Mode 3 (QSPI Interface Mode)
Figure 36 shows the timing diagram for Interface Mode 3. In
this mode the DSP is the master and the part is the slave. Here
the
SYNC input is edge triggered from high to low, and the 16
clock pulses are counted from this edge. Since the clock pulses
are counted internally then the
SYNC signal does not have to go
t
3 = –0.4 tCLKIN MIN (NONCONTINUOUS SCLK) –/+0.4 tSCLK MIN/MAX (CONTINUOUS SCLK),
t
6 = 75/115 MAX (5V/3V), t7 = 40/60ns MIN (5V/3V), t8 = 20/30 MIN (5V/3V),
t
11 = 20/30 MIN (NONCONTINUOUS SCLK) (5V/3V), (30/50)/0.4 tSCLK = ns MIN/MAX (CONTINUOUS SCLK) (5V/3V)
DOUT (O/P)
SCLK (I/P)
SYNC (I/P)
DB0
t
3
t
8
t
10
t
9
t
5
DIN (I/P)
THREE-
STATE
THREE-
STATE
t
11
t
6
t
6
t
8
16
23
4
5
16
POLARITY PIN
LOGIC HIGH
t
12
DB11
DB10
DB15
DB14
DB13
DB12
DB0
DB11
DB10
DB15
DB14
DB13
DB12
t
7
Figure 35. SPI/QSPI Mode 2 Timing Diagram for Read/Write Operation with DIN Input, DOUT Output and SYNC Input
(SM1 = SM2 = 0)
t
7
DOUT (O/P)
SCLK (I/P)
SYNC (I/P)
DB0
t
3
t
8
t
10
t
9
t
5
DIN (I/P)
THREE-
STATE
THREE-
STATE
t
11
t
6
t
6
t
8
16
23
4
5
16
POLAR PIN
LOGIC HIGHITY
t
12
DB11
DB10
DB15
DB14
DB13
DB12
DB0
DB11
DB10
DB15
DB14
DB13
DB12
t
3 = –0.4 tCLKIN MIN (NONCONTINUOUS SCLK) –/+0.4 tSCLK MIN/MAX (CONTINUOUS SCLK),
t
6 = 75/115 MAX (5V/3V), t7 = 40/60ns MIN (5V/3V), t8 = 20/30 MIN (5V/3V),
t
11 = 20/30 MIN (5V/3V)
Figure 36. QSPI Mode 3 Timing Diagram for Read/Write Operation with SYNC Input Edge Triggered (SM1 = 0, SM2 = 1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V300B28M150BG3 | CONVERTER MOD DC/DC 28V 150W |
| V300B28M150BG2 | CONVERTER MOD DC/DC 28V 150W |
| V300B28M150BF3 | CONVERTER MOD DC/DC 28V 150W |
| IDT74SSTVF16857PAG8 | IC BUFFER 14BIT SSTL I/O 48-TSSO |
| V300C15M150BG | CONVERTER MOD DC/DC 15V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7853AR | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk |
| AD7853AR-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SOIC W T/R |
| AD7853ARS | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SSOP 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk |
| AD7853ARS-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SSOP T/R 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Tape and Reel |
| AD7853ARS-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 200KSPS 12-BIT SERL 24SSOP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。