- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1985 > AD7949BCPZRL7 (Analog Devices Inc)IC ADC 14BIT 250KSPS 8CH 20LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7949BCPZRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 250KSPS 8CH 20LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Power Line Monitoring |
| 產(chǎn)品變化通告： | Startup Circuitry Design Improvement Change 15/April/2009 |
| 標準包裝： | 1,500 |
| 系列： | PulSAR® |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 15.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 20-LFCSP-VQ |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD7949
Rev. D | Page 27 of 32
CHANNEL SEQUENCER
The AD7949 includes a channel sequencer useful for scanning
channels in a repeated fashion. Channels are scanned as singles
or pairs, with or without the temperature sensor, after the last
channel is sequenced.
The sequencer starts with IN0 and finishes with IN[7:0] set in
CFG[9:7]. For paired channels, the channels are paired depend-
ing on the last channel set in CFG[9:7]. Note that in sequencer
mode, the channels are always paired with the positive input on
the even channels (IN0, IN2, IN4, IN6), and with the negative
input on the odd channels (IN1, IN3, IN5, IN7). For example,
setting CFG[9:7] = 110 or 111 scans all pairs with the positive
inputs dedicated to IN0, IN2, IN4, and IN6.
CFG[2:1] are used to enable the sequencer. After the CFG
register is updated, DIN must be held low while reading data
out for Bit 13, or the CFG register begins updating again.
Note that while operating in a sequence, some bits of the CFG
register can be changed. However, if changing CFG[11] (paired
or single channel) or CFG[9:7] (last channel in sequence), the
sequence reinitializes and converts IN0 (or IN0/IN1 pairs) after
the CFG register is updated.
Figure 38 details the timing for all three modes without a busy
indicator. Refer to the General Timing Without a Busy Indicator
section and the Read/Write Spanning Conversion Without a
Busy Indicator section for more details. The sequencer can also
be used with the busy indicator and details for these timings can
be found in the General Timing with a Busy Indicator section
section.
For sequencer operation, the CFG register should be set during
the (n 1) phase after power-up. On phase (n), the sequencer
setting takes place and acquires IN0. The first valid conversion
result is available at phase (n + 1). After the last channel set in
CFG[9:7] is converted, the internal temperature sensor data is
output (if enabled), followed by acquisition of IN0.
Examples
With all channels configured for unipolar mode to GND,
including the internal temperature sensor, the sequence scans in
the following order:
IN0, IN1, IN2, IN3, IN4, IN5, IN6, IN7, TEMP, IN0, IN1, IN2, …
For paired channels with the internal temperature sensor
enabled, the sequencer scans in the following order:
IN0, IN2, IN4, IN6, TEMP, IN0, …
Note that IN1, IN3, IN5, and IN7 are referenced to a GND
ACQUISITION
(n – 1) UNDEFINED
ACQUISITION
(n), IN0
ACQUISITION
(n + 1), IN1
ACQUISITION
(n + 2), IN2
PHASE
POWER
UP
EOC
SOC
EOC
CONVERSION
(n – 1) UNDEFINED
CONVERSION
(n), IN0
CONVERSION
(n + 1), IN1
CONVERSION
(n – 2) UNDEFINED
tCONV
tCYC
tDATA
CNV
DIN
SDO
XXX
MSB
XXX
MSB
XXX
NOTES
1. CNV MUST BE HIGH PRIOR TO THE END OF CONVERSION (EOC) TO AVOID THE BUSY INDICATOR.
2. A TOTAL OF 14 SCK FALLING EDGES ARE REQUIRED TO RETURN SDO TO HIGH-Z. IF CFG READBACK IS ENABLED,
A TOTAL OF 28 SCK FALLING EDGES IS REQUIRED TO RETURN SDO TO HIGH-Z.
DATA IN0
DATA (n – 1)
XXX
DATA (n – 1)
XXX
DATA (n – 1)
XXX
DATA (n – 1)
XXX
DATA (n – 2)
XXX
DATA (n – 2)
XXX
DATA (n – 2)
XXX
DATA (n – 2)
XXX
DATA (n – 3)
XXX
MSB
IN0
DIN
SDO
DATA IN1
DATA IN0
DATA IN1
DIN
CFG (n)
SDO
SCK
1
NOTE 1
14
NOTE 2
1
SCK
114
14
nn
n
n + 1
1
SCK
1
14
1
CFG (n)
RDC
RAC
RSC
CFG (n)
07
35
1-
0
38
Figure 38. General Channel Sequencer Timing Without a Busy Indicator
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7951BSTZRL | IC ADC 14BIT 1MSPS 48-LQFP |
| AD7952BCPZ | IC ADC 14BIT DIFF 1MSPS 48LFCSP |
| AD7980ARMZ | ADC 16BIT 1MSPS LP 10-MSOP |
| AD7982BCPZ-RL | IC ADC 18BIT 1MSPS PULSAR 10LFCS |
| AD7983BCPZ-RL7 | IC ADC 16BIT 1.33MSPS 10LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7949SCPZ-EP-R2 | 功能描述:14 Bit Analog to Digital Converter 8 Input 1 SAR 20-LFCSP-WQ (4x4) 制造商:analog devices inc. 系列:PulSAR? 包裝:剪切帶（CT） 零件狀態(tài):有效 位數(shù):14 采樣率（每秒）:256k 輸入數(shù):8 輸入類型:差分，單端 數(shù)據(jù)接口:SPI，DSP 配置:MUX-ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):SAR 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.3 V ~ 5.5 V 電壓 - 電源，數(shù)字:2.3 V ~ 5.5 V 特性:溫度傳感器 工作溫度:-55°C ~ 125°C 封裝/外殼:20-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:20-LFCSP-WQ（4x4） 標準包裝:1 |
| AD7949SCPZ-EP-RL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 14-bit Serial 20-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:8 CH 250KSPS 14BIT ADC IC - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT 8CH 250KSPS 20LFCSP 制造商:Analog Devices 功能描述:Analog to Digital Converters - ADC 14-Bit 8CH 250 kSPS 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| AD795 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Low Noise Precision FET Op Amp |
| AD795_02 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Low Noise Precision FET Op Amp |
| AD795_09 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Low Noise Precision FET Op Amp |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。