- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1985 > AD7949BCPZRL7 (Analog Devices Inc)IC ADC 14BIT 250KSPS 8CH 20LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7949BCPZRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 250KSPS 8CH 20LFCSP |
| 產(chǎn)品培訓模塊： | Power Line Monitoring |
| 產(chǎn)品變化通告： | Startup Circuitry Design Improvement Change 15/April/2009 |
| 標準包裝： | 1,500 |
| 系列： | PulSAR® |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 15.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 20-LFCSP-VQ |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7949
Data Sheet
Rev. D | Page 30 of 32
READ/WRITE SPANNING CONVERSION WITH A
BUSY INDICATOR
This mode is used when the AD7949 is connected to any host
using an SPI, serial port, or FPGA with an interrupt input. The
connection diagram is shown in Figure 41, and the correspond-
ing timing is given in Figure 42. For the SPI, the host should use
CPHA = CPOL = 1. Reading/writing spanning conversion is
shown, which covers all three modes detailed in the Digital
Interface section.
A rising edge on CNV initiates a conversion, ignores data
present on DIN and forces SDO to high impedance. After the
conversion is initiated, it continues until completion irrespec-
tive of the state of CNV. CNV must be returned low before the
safe data transfer time, tDATA, and then held low beyond the
conversion time, tCONV, to generate the busy signal indicator.
When the conversion is complete, SDO transitions from high
impedance to low (data ready), and with a pull-up to VIO, SDO
can be used to interrupt the host to begin data transfer.
After the conversion is complete, the AD7949 enters the
acquisition phase and power-down. The host must enable the
MSB of the CFG register at this time (if necessary) to begin the
CFG update. While CNV is low, both a CFG update and a data
readback take place. The first 14 SCK rising edges are used to
update the CFG register, and the first 14 SCK falling edges clock
out the conversion results starting with the MSB. The restric-
tion for both configuring and reading is that they both occur
before the tDATA time elapses for the next conversion. All 14 bits of
CFG[13:0] must be written or they are ignored. Also, if the 14-bit
conversion result is not read back before tDATA elapses, it is lost.
The SDO data is valid on both SCK edges. Although the rising
edge can be used to capture the data, a digital host using the
SCK falling edge allows a faster reading rate, provided it has an
acceptable hold time. After the optional 15th (or 29st) SCK
falling edge, SDO returns to high impedance. Note that if the
optional SCK falling edge is not used, the busy feature cannot
be detected, as described in the General Timing with a Busy
Indicator section.
If CFG readback is enabled, the CFG register associated with
the conversion result is read back MSB first following the LSB of
the conversion result. A total of 29 SCK falling edges is required
to return SDO to high impedance if this is enabled.
AD7949
MISO
MOSI
SCK
SS
SDO
VIO
FOR SPI USE CPHA = 1, CPOL = 1.
SCK
CNV
DIN
DIGITAL HOST
IRQ
07351-
041
Figure 41. Connection Diagram for the AD7949 with a Busy Indicator
SCK
ACQUISITION (n)
ACQUISITION
(n + 1)
CNV
DIN
SDO
MSB
– 1
1
2
BEGIN DATA (n – 1)
BEIGN CFG (n + 1)
CFG
MSB
LSB
+ 1
LSB
13
NOTE 1
NOTES:
1. THE LSB IS FOR CONVERSION RESULTS OR THE CONFIGURATION REGISTER CFG (n – 1) IF
14 SCK FALLING EDGES = LSB OF CONVERSION RESULTS.
28 SCK FALLING EDGES = LSB OF CONFIGURATION REGISTER.
ON THE 15TH OR 29TH SCK FALLING EDGE, SDO IS DRIVEN TO HIGH IMPEDANCE.
OTHERWISE, THE LSB REMAINS ACTIVE UNTIL THE BUSY INDICATOR IS DRIVEN LOW.
14
15/
29
13
14
15/
29
CONVERSION (n)
CONVERSION
(n – 1)
(QUIET
TIME)
END DATA (n – 2)
END DATA (n – 1)
END CFG (n + 1)
END CFG (n)
X
t
DATA
UPDATE (n + 1)
CFG/SDO
LSB
+ 1
LSB
CONVERSION (n – 1)
(QUIET
TIME)
UPDATE (n)
CFG/SDO
t
CYC
t
ACQ
t
HDIN
t
HSDO
t
DSDO
t
SDIN
t
DATA
t
CONV
t
CNVH
t
DIS
t
DIS
t
DIS
t
EN
t
EN
t
EN
CFG
MSB –1
t
SCK
t
SCKH
t
SCKL
07351-
042
Figure 42. Serial Interface Timing for the AD7949 with a Busy Indicator
相關PDF資料 |
PDF描述 |
|---|---|
| AD7951BSTZRL | IC ADC 14BIT 1MSPS 48-LQFP |
| AD7952BCPZ | IC ADC 14BIT DIFF 1MSPS 48LFCSP |
| AD7980ARMZ | ADC 16BIT 1MSPS LP 10-MSOP |
| AD7982BCPZ-RL | IC ADC 18BIT 1MSPS PULSAR 10LFCS |
| AD7983BCPZ-RL7 | IC ADC 16BIT 1.33MSPS 10LFCSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7949SCPZ-EP-R2 | 功能描述:14 Bit Analog to Digital Converter 8 Input 1 SAR 20-LFCSP-WQ (4x4) 制造商:analog devices inc. 系列:PulSAR? 包裝:剪切帶（CT） 零件狀態(tài):有效 位數(shù):14 采樣率（每秒）:256k 輸入數(shù):8 輸入類型:差分，單端 數(shù)據(jù)接口:SPI，DSP 配置:MUX-ADC 無線電 - S/H:ADC:- A/D 轉換器數(shù):1 架構:SAR 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.3 V ~ 5.5 V 電壓 - 電源，數(shù)字:2.3 V ~ 5.5 V 特性:溫度傳感器 工作溫度:-55°C ~ 125°C 封裝/外殼:20-WFQFN 裸露焊盤，CSP 供應商器件封裝:20-LFCSP-WQ（4x4） 標準包裝:1 |
| AD7949SCPZ-EP-RL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 14-bit Serial 20-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:8 CH 250KSPS 14BIT ADC IC - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT 8CH 250KSPS 20LFCSP 制造商:Analog Devices 功能描述:Analog to Digital Converters - ADC 14-Bit 8CH 250 kSPS 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| AD795 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Low Noise Precision FET Op Amp |
| AD795_02 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Low Noise Precision FET Op Amp |
| AD795_09 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Low Noise Precision FET Op Amp |
發(fā)布緊急采購，3分鐘左右您將得到回復。