to bias VIN
參數(shù)資料
型號: AD8139ARDZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 15/25頁
文件大小: 0K
描述: IC AMP DIFF R-R LN LDIST 8SOIC
標準包裝: 1,000
放大器類型: 差分
電路數(shù): 1
輸出類型: 差分,滿擺幅
轉(zhuǎn)換速率: 800 V/µs
-3db帶寬: 410MHz
電流 - 輸入偏壓: 2.25µA
電壓 - 輸入偏移: 150µV
電流 - 電源: 24.5mA
電流 - 輸出 / 通道: 100mA
電壓 - 電源,單路/雙路(±): 4.5 V ~ 12 V,±2.25 V ~ 6 V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm Width)裸露焊盤
供應商設備封裝: 8-SOIC-EP
包裝: 帶卷 (TR)
AD8139
Rev. B | Page 21 of 24
One way to avoid the input common-mode swing limitation is
to bias VIN and VREF at midsupply. In this case, VIN is 5 V p-p
swinging about a baseline at 2.5 V, and VREF is connected to a
low-Z 2.5 V source. VICM now has an amplitude of 2.5 V p-p and
is swinging about 2.5 V. Using the results in Equation 17, VACM
is calculated to be equal to VICM because VOCM = VICM. Therefore,
VACM swings from 1.25 V to 3.75 V, which is well within the
input common-mode voltage limits of the AD8139. Another
benefit seen in this example is that because VOCM = VACM = VICM
no wasted common-mode current flows. Figure 62 illustrates
how to provide the low-Z bias voltage. For situations that do not
require a precise reference, a simple voltage divider suffices to
develop the input voltage to the buffer.
VIN
0V TO 5V
AD8139
+
8
2
1
6
3
4
5
VOCM
200
324
5V
200
324
0.1F
10F
+
AD8031
+
0.1F
5V
ADR431
2.5V
REFERENCE
TO AD7674 REFBUFIN
046
79
-0
53
Figure 62. Low-Z 2.5 V Buffer
Another way to avoid the input common-mode swing limitation is
to use dual power supplies on the AD8139. In this case, the
biasing circuitry is not required.
Bandwidth vs. Closed-Loop Gain
The 3 dB bandwidth of the AD8139 decreases proportionally
to increasing closed-loop gain in the same way as a traditional
voltage feedback operational amplifier. For closed-loop gains
greater than 4, the bandwidth obtained for a specific gain can be
estimated as
)
MHz
300
(
,
dB
3
,
×
+
=
F
G
dm
OUT
R
V
f
(20)
or equivalently, β(300 MHz).
This estimate assumes a minimum 90° phase margin for the
amplifier loop, which is a condition approached for gains greater
than 4. Lower gains show more bandwidth than predicted by
the equation due to the peaking produced by the lower
phase margin.
Estimating DC Errors
Primary differential output offset errors in the AD8139 are due
to three major components: the input offset voltage, the offset
between the VAN and VAP input currents interacting with the
feedback network resistances, and the offset produced by the dc
voltage difference between the input and output common-mode
voltages in conjunction with matching errors in the feedback
network.
The first output error component is calculated as
+
=
G
F
IO
R
V
e1
Vo _
, or equivalently as VIO
(21)
where VIO is the input offset voltage. The input offset voltage of the
AD8139 is laser trimmed and guaranteed to be less than 500 μV.
The second error is calculated as
()
F
IO
G
F
G
F
IO
R
I
R
I
e2
Vo
=
+
+
=
_
(22)
where IIO is defined as the offset between the two input bias
currents.
The third error voltage is calculated as
Vo_e3 = Δenr × (VICM VOCM)
(23)
where Δenr is the fractional mismatch between the two
feedback resistors.
The total differential offset error is the sum of these three error
sources.
Other Impact of Mismatches in the Feedback Networks
The internal common-mode feedback network still forces the
output voltages to remain balanced, even when the RF/RG feedback
networks are mismatched. However, the mismatch will cause a
gain error proportional to the feedback network mismatch.
Ratio-matching errors in the external resistors degrade the
ability to reject common-mode signals at the VAN and VIN input
terminals, much the same as with a four-resistor difference
amplifier made from a conventional op amp. Ratio-matching
errors also produce a differential output component that is
equal to the VOCM input voltage times the difference between the
feedback factors (βs). In most applications using 1% resistors,
this component amounts to a differential dc offset at the output
that is small enough to be ignored.
相關PDF資料
PDF描述
LTC6082IGN#TRPBF IC AMP R-R QUAD I/O 16-SSOP
FG450 FUSE INDUST 450A 550V BS IEC
170M4512 FUSE 400A 690V 1GN/50 AR UC
2-102699-8 CONN HEADER VERT 60POS PCB 30AU
2-102617-3 CONN HEADER R/A .100 50POS 15AU
相關代理商/技術參數(shù)
參數(shù)描述
AD8139AR-REEL 制造商:Analog Devices 功能描述:ULTRA LOW NOISE FULLY DIFFERENTIAL ADC DRIVER - Tape and Reel
AD8139CP 制造商:Analog Devices 功能描述:
AD813ACHIPS 制造商:AD 制造商全稱:Analog Devices 功能描述:Single Supply, Low Power Triple Video Amplifier
AD813AN 制造商:Analog Devices 功能描述:OP Amp Triple GP R-R O/P 制造商:Rochester Electronics LLC 功能描述:TRPL LO PWR I-FDBK OP AMP - Bulk 制造商:Analog Devices 功能描述:IC AMP TRIPLE VIDEO DIP14 813
AD813ANZ 功能描述:IC OPAMP TRIPLE VIDEO LP 14DIP RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 視頻放大器和頻緩沖器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 應用:TFT-LCD 面板:VCOM 驅(qū)動器 輸出類型:滿擺幅 電路數(shù):1 -3db帶寬:35MHz 轉(zhuǎn)換速率:40 V/µs 電流 - 電源:3.7mA 電流 - 輸出 / 通道:1.3A 電壓 - 電源,單路/雙路(±):9 V ~ 20 V,±4.5 V ~ 10 V 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬)裸露焊盤 供應商設備封裝:8-uMax-EP 包裝:管件