- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11232 > AD8195ACPZ-R7 (Analog Devices Inc)IC BUFF HDMI/DVI W/EQUAL 40LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8195ACPZ-R7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 5/20頁(yè) |
| 文件大小： | 0K |
| 描述： | IC BUFF HDMI/DVI W/EQUAL 40LFCSP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 功能： | 開(kāi)關(guān) |
| 電路： | 1 x 1:1 |
| 電壓電源： | 單電源 |
| 電壓 - 電源，單路/雙路(±)： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 40-LFCSP-VQ（6x6） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
Data Sheet
AD8195
Rev. B | Page 13 of 20
THEORY OF OPERATION
The primary function of the AD8195 is to buffer a single (HDMI
or DVI) link. The HDMI or DVI link consists of four differential,
high speed channels and three auxiliary single-ended, low speed
control signals. The high speed channels include a data-word clock
and three transition minimized differential signaling (TMDS)
data channels running at 10× the data-word clock frequency for
data rates up to 2.25 Gbps. The three low speed control signals
consist of the display data channel (DDC) bus (SDA and SCL)
and the consumer electronics control (CEC) line.
All four high speed TMDS channels are identical; that is, the
pixel clock can be run on any of the four TMDS channels.
Receive channel compensation is provided for the high speed
channels to support long input cables. The AD8195 also includes
selectable preemphasis for driving high loss output cables.
In the intended application, the AD8195 is placed between a
source and a sink, with long cable runs on the input and output.
INPUT CHANNELS
Each high speed input differential pair terminates to the 3.3 V
VTTI power supply through a pair of single-ended 50 on-chip
resistors, as shown in Figure 30. When the transmitter of the
AD8195 is disabled by setting the TX_EN control pin, the input
termination resistors are also disabled to provide a high impedance
node at the TMDS inputs.
The input equalizer provides 12 dB of high frequency boost.
No specific cable length is suggested for this equalization level
because cable performance varies widely between manufacturers;
however, in general, the AD8195 does not degrade or over-
equalize input signals, even for short input cables. The AD8195
can equalize more than 20 meters of 24 AWG cable at 2.25 Gbps,
over reference cables that exhibit an insertion loss of 15 dB.
CABLE
EQ
50
IPx
TX_EN
INx
AVEE
VTTI
07049-
004
Figure 30. High Speed Input Simplified Schematic
OUTPUT CHANNELS
Each high speed output differential pair is terminated to the
3.3 V VTTO power supply through two single-ended 50
on-chip resistors (see Figure 31).
VTTO
50
OPx
ONx
AVEE
IOUT
07049-
005
Figure 31. High Speed Output Simplified Schematic
The output termination resistors of the AD8195 back terminate
the output TMDS transmission lines. These back terminations,
as `recommended in the HDMI specification, act to absorb
reflections from impedance discontinuities on the output traces,
improving the signal integrity of the output traces and adding
flexibility to how the output traces can be routed. For example,
interlayer vias can be used to route the AD8195 TMDS outputs
on multiple layers of the PCB without severely degrading the
quality of the output signal. Note that the arrangement of the
ESD structures cause current to flow into the TMDS outputs
when in the off state. The AD8195 outputs will not meet the
requirements of Test ID 7-3 (TMDS-VOFF) of the HDMI
Compliance Test Specification 1.3c. These outputs should only
interface to an internal system node and should not be interfaced
to an HDMI output connector.
The AD8195 has an external control pin, TX_EN, that disables
the transmitter, reducing power when the transmitter is not in
use. Additionally, when the transmitter is disabled, the input
termination resistors are also disabled to present a high impedance
state at the input and indicate to any connected HDMI sources
that the link through the AD8195 is inactive.
Table 7. Transmitter Enable Setting
TX_EN
Function
0
Tx/input termination disabled
1
Tx/input termination enabled
The AD8195 also includes two levels of programmable output
preemphasis, 0 dB and 6 dB. The output preemphasis level can
be manually configured by setting the PE_EN pin. No specific
cable length is suggested for use with either preemphasis setting,
as cable performance varies widely among manufacturers.
Table 8. Preemphasis Setting
PE_EN
PE Boost
0
0 dB
1
6 dB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M39014/02-1310V | CAP CER 100000PF 10% 100V RAD |
| LT1205CS#TR | IC VIDEO MULTIPLEXER SPDT 16SOIC |
| ADG5212BCPZ-RL7 | IC SWITCH SPST QUAD 16LFCSP |
| ADG5213BCPZ-RL7 | IC SWITCH SPST QUAD 16LFCSP |
| ADG715BRU-REEL7 | IC SWITCH OCTAL SPST 24TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8195-EVALZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
| AD8195XCPZ | 功能描述:IC BUFF HDMI/DVI W/EQUAL 40LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):上次購(gòu)買時(shí)間 類型:HDMI/DVI 緩沖器 應(yīng)用:HDTV 安裝類型:表面貼裝 封裝/外殼:40-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:40-LFCSP-VQ（6x6） 標(biāo)準(zhǔn)包裝:1 |
| AD8196 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2:1 HDMI/DVI Switch with Equalization |
| AD8196ACPZ | 功能描述:IC SWITCH DVI/HDMI 2:1 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD8196ACPZ-R7 | 功能描述:IC SWITCH DVI/HDMI 2:1 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。