- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16924 > AD8330-EVALZ (Analog Devices Inc)BOARD EVAL FOR AD8330 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8330-EVALZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD8330 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 每 IC 通道數(shù)： | 1 - 單 |
| 放大器類型： | 可變?cè)鲆?br> |
| 輸出類型： | 差分，滿擺幅 |
| 轉(zhuǎn)換速率： | 1500 V/µs |
| -3db帶寬： | 150MHz |
| 工作溫度： | -40°C ~ 85°C |
| 電流供應(yīng)（主 IC）： | 20mA |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 6 V |
| 板類型： | 完全填充 |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD8330 |
| 產(chǎn)品目錄頁面： | 775 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | AD8330ACPZ-R7DKR-ND - IC AMP VGA 150MHZ LN LP 16LFCSP AD8330ACPZ-R2-ND - IC AMP VGA 150MHZ LN LP 16LFCSP AD8330ACPZ-RL-ND - IC AMP VGA 150MHZ LN LP 16LFCSP AD8330ACPZ-R7CT-ND - IC AMP VGA 150MHZ LN LP 16LFCSP AD8330ACPZ-R7TR-ND - IC AMP VGA 150MHZ LN LP 16LFCSP AD8330ARQZ-RL-ND - IC AMP VGA 150MHZ LN LP 16QSOP AD8330ARQZ-R7-ND - IC AMP VGA 150MHZ LN LP 16QSOP AD8330ARQZ-ND - IC AMP VGA 150MHZ LN LP 16QSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD8330
Data Sheet
Rev. F | Page 20 of 32
Thus, when RL = 150 Ω, the gain is reduced by 6 dB; for
RL = 75 Ω, the reduction is 9.5 dB; and for RL = 50 Ω, it is 12 dB.
Gain Errors Due to On-Chip Resistor Tolerances
In all cases where external resistors are used, keep in mind that
all on-chip resistances, including the RO and the input resistance
(RI), are subject to variances of up to ±20%.
These variances need to be accounted for when calculating the
gain with input and output loading. This sensitivity can be avoided
by adjusting the source and load resistances to bear an inverse
relationship as follows:
If RS = αRI, then make RL = RO/α; or,
if RL = αRO, then make RS = RI/α
The simplest case is when RS = 1 kΩ and RL = 150 Ω, therefore,
the gain is 12 dB lower than the basic value. The reduction of
peak swing at the load can be corrected by using VMAG = 1 V,
thereby restoring 6 dB of gain; using VMAG = 2 V restores the full
basic gain and doubles the peak available output swing.
Output (Input) Common-Mode Control
The output voltages are nominally positioned at the midpoint of
the supply, VS/2, over the range 2.7 V < VS < 6 V, and this voltage
appears at Pin CNTR, which is not normally expected to be
loaded (the source resistance is ~4 kΩ). However, some circum-
stances require a small change in this voltage, and a resistor
from CNTR to ground can lower this voltage, whereas a resistor
to the supply raises it. On the other hand, this pin can be driven
by an external voltage source to set the common-mode level to
satisfy, for example, the needs of a following ADC. Any value
from 0.5 V above ground to 0.5 V below the supply is permissible.
Of course, when using an extreme common-mode level, the
available output swing is limited, and it is recommended that
a value equal or close to the default of VCNTR = VS/2 be used.
There may be a few millivolts of offset between the applied
voltage and the actual common-mode level at the output pins.
The input common-mode voltage, VCMI, at Pin INHI and
Pin INLO is slaved to the output. It bears a y = mx + b linear
and offset relationship to VCNTR as shown in Equation 14 where
y = VCMI, m = 0.757, x = VCNTR, and b = 1.12 V.
VCMI = 0.757 VCNTR + 1.12 V
(for VDBS = 0.75 V and T = 25°C)
(14)
The effects of VDBS and ambient temperature on VCMI are shown
T = 25°C and VS = 5 V is 3.01 V.
USING THE AD8330
This section describes a few general aspects of using the
AD8330. Applying the AD8330 to a wide variety of circum-
stances requires very few precautions.
As in all high frequency circuits, careful observation of the
ground nodes associated with each function is important. Three
positive supply pins are provided: VPSI supports the input cir-
cuitry that often operates at a relatively high sensitivity; VPOS
supports general bias sources and needs no decoupling; and
VPSO biases the output stage where decoupling can be useful in
maintaining a glitch-free output. Figure 57 shows the general
case, where VPSI and VPSO are each provided with their own
decoupling network, but this is not needed in all cases.
COMM
OPHI
INLO
OPLO
INHI
VPSI
VPSO
CMOP
MODE
VDBS
CMGN
VMAG
OFST
R
T
N
C
L
B
N
EVPOS
BIAS AND
V-REF
GAIN INTERFACE
CM MODE AND
OFFSET CONTROL
OUTPUT
STAGES
OUTPUT
CONTROL
VGA CORE
OUTPUT,
±2V MAX
NC
BASIC GAIN BIAS
VDBS: 0V TO 1.5V
CD2
F
P
H
C
1
D
R
CD1
CD3
RD2
GROUND
VS 2.7V TO 6V
INPUT,
0V TO ±2V MAX
NC
03
21
7-
0
58
Figure 57. Power Supply Decoupling and Basic Connections
Because of the differential nature of the signal path, power
supply decoupling is, in general, much less critical than in a
single-sided amplifier; and where the minimization of board-
level components is especially crucial, it is possible that these
pins need no decoupling at all. On the other hand, when the
signal source is single-sided, giving extra attention to the
decoupling on Pin VPSI is sometimes required. Likewise, care is
required in decoupling the VPSO pin if the output is loaded on
only one of its two output pins. The general common (COMM)
and the output stage common (CMOP) are usually grounded as
shown in the Figure 57; however, the Applications Information
section shows how a negative supply can optionally be used.
The AD8330 is enabled by taking the ENBL pin to a logical high
(or, in all cases, the supply). The UP gain mode is enabled either
by leaving the MODE pin unconnected or taking it to a logical
high. When the opposite gain direction is needed, the MODE
pin should be grounded or driven to a logical low. The low-pass
corner of the offset loop is determined by Capacitor CHPF; this
is preferably tied to the CNTR pin that in turn, should be
decoupled to ground. The gain interface common pin (CMGN)
is grounded, and the output magnitude control pin (VMAG) is
left unconnected, or can optionally be connected to a 500 mV
source for basic gain calibration.
Connections to the input and output pins are not shown in
Figure 57 because of the many options that are available.
When the AD8330 is used to drive an ADC, connect the OPHI
and OPLO pins directly to the differential inputs of a suitable
converter, such as an AD9214. If an adjustment is needed to
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 202D163-3-0 | BOOT MOLDED |
| RCC06DRTS-S93 | CONN EDGECARD 12POS DIP .100 SLD |
| VI-B5Z-EX | CONVERTER MOD DC/DC 2V 30W |
| 234A032-100-0 | BOOT MOLDED |
| LQW15AN1N5D00D | INDUCTOR 1.5NH 1000MA 0402 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8331 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Noise VGAs with Preamplifier and Programmable RIN |
| AD8331_06 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Noise VGAs with Preamplifier and Programmable RIN |
| AD8331_10 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Noise VGAs with Preamplifier and Programmable RIN |
| AD8331ARQ | 功能描述:IC VGA SINGLE W/PREAMP 20-QSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:X-AMP® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:可變?cè)鲆娣糯笃?應(yīng)用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤 |
| AD8331ARQ-REEL | 功能描述:IC VGA SINGLE W/PREAMP 20-SSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:X-AMP® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:可變?cè)鲆娣糯笃?應(yīng)用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。