參數(shù)資料
型號： AD8330-EVALZ
廠商： Analog Devices Inc
文件頁數(shù)： 8/32頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD8330
標(biāo)準(zhǔn)包裝： 1
每 IC 通道數(shù)： 1 - 單
放大器類型： 可變增益
輸出類型： 差分，滿擺幅
轉(zhuǎn)換速率： 1500 V/µs
-3db帶寬： 150MHz
工作溫度： -40°C ~ 85°C
電流供應(yīng)（主 IC）： 20mA
電壓 - 電源，單路/雙路(±)： 2.7 V ~ 6 V
板類型： 完全填充
已供物品： 板
已用 IC / 零件： AD8330
產(chǎn)品目錄頁面： 775 (CN2011-ZH PDF)
相關(guān)產(chǎn)品： AD8330ACPZ-R7DKR-ND - IC AMP VGA 150MHZ LN LP 16LFCSP
AD8330ACPZ-R2-ND - IC AMP VGA 150MHZ LN LP 16LFCSP
AD8330ACPZ-RL-ND - IC AMP VGA 150MHZ LN LP 16LFCSP
AD8330ACPZ-R7CT-ND - IC AMP VGA 150MHZ LN LP 16LFCSP
AD8330ACPZ-R7TR-ND - IC AMP VGA 150MHZ LN LP 16LFCSP
AD8330ARQZ-RL-ND - IC AMP VGA 150MHZ LN LP 16QSOP
AD8330ARQZ-R7-ND - IC AMP VGA 150MHZ LN LP 16QSOP
AD8330ARQZ-ND - IC AMP VGA 150MHZ LN LP 16QSOP
AD8330
Data Sheet
Rev. F | Page 16 of 32
Alternatively, this can be expressed as a numerical gain
magnitude
V
BN
DBS
G
6
.
0
10
=
(2)
The gain can be increased or decreased by changing the voltage,
VMAG, applied to the VMAG pin. The internally set default value
of 500 mV is derived from the same band gap reference that
determines the decibel scaling. The tolerance on this voltage,
and mismatches in certain on-chip resistors, cause small gain
errors (see the Specifications section). Though not all appli-
cations of VGAs demand accurate gain calibration, it is a
valuable asset in many situations, for example, in reducing
design tolerances.
Figure 47 shows the core circuit in more detail. The range and
scaling of VDBS is independent of the supply voltage, and the
gain control pin, VDBS, presents a high incremental input re-
sistance (~100 MΩ) with a low bias current (~100 nA), making
the AD8330 easy to drive from a variety of gain control sources.
Inversion of the Gain Slope
The AD8330 supports many features that further extend the
versatility of this VGA in wide bandwidth gain control systems.
For example, the logic pin, MODE, allows the slope of the gain
function to be inverted, so that the basic gain starts at +50 dB
for a gain voltage, VDBS, of zero and runs down to 0 dB when
this voltage is at its maximum specified value of 1.5 V. The basic
forms of these two gain control modes are shown in Figure 48.
0.25
10
20
VDBS (V)
G
AI
N
(
d
B)
0
30
40
50
0
0.50
0.75
1.0
1.25
1.50
MODE PIN
LOW, GAIN
DECREASES
WITH VDBS
MODE PIN
HIGH, GAIN
INCREASES
WITH VDBS
03217-
049
Figure 48. Two Gain Directions of the AD8330
Gain Magnitude Control (VMAG)
In addition to the basic linear-in-dB control, two more gain
control features are provided. The voltage applied to Pin VMAG
provides accurate linear-in-magnitude gain control with a very
rapid response. The bandwidth of this interface is >100 MHz.
When this pin is unconnected, VMAG assumes its default value of
500 mV (see Figure 47) to set up the basic 0 dB to 50 dB range.
However, any voltage from ~15 mV to 5 V can be applied either
to lower the gain by up to 30 dB or to raise it by 20 dB. The
combined gain span is thus 100 dB, that is, the 50 dB basic gain
span provided by VDBS plus a 60 dB linear-in-magnitude span
provided by VMAG. The latter modifies the basic numerical gain
GBN to generate a total gain, expressed here in magnitude terms.
V
5
.
0
MAG
BN
T
V
G
G =
(3)
Using this to calculate the output voltage,
VOUT = 2 × GIN × VIN × VMAG
(4)
from which it is apparent that the AD8330 implements a linear,
two-quadrant multiplier with a bipolar VIN and a unipolar VMAG.
Because the AD8330 is a dc-coupled system, it can be used in
many applications where a wideband two-quadrant multiplier
function is required, from dc up to about 100 MHz from either
input (VIN or VMAG).
As VMAG is varied, so also is the peak output magnitude, up to a
point where this is limited by the absolute output limit imposed
by the supply voltage. In the absence of the latter effect, the
peak output into an open-circuited load is just
VOUT_PK = ±4 VMAG
(5)
whereas for a load resistance of RL directly across OPHI and
OPLO, it is
(
)
150
2
_
+
±
=
L
MAG
PK
OUT
R
V
(6)
These capabilities are illustrated in Figure 49, where VS = 6 V,
RL = O/C, VDBS = 0 V, VIN is swept from 2.5 V dc to +2.5 V dc, and
VMAG is set to 0.25 V, 0.5 V, 1 V, and 2 V. Except for the last value
of VMAG, the peak output follows Equation 5. This exceeds the
supply-limited value when VMAG = 2 V and the peak output is
±5.65 V, that is, ±6 V 0.35 V. Figure 50 demonstrates the high
speed multiplication capability. The signal input is a 100 MHz,
0.1 V sine wave, VDBS is set to 0.6 V, and VMAG is a square wave at
5 MHz alternating from 0.25 V to 1 V. The output is ideally a
sine wave switching in amplitude between 0.5 V and 2 V.
VIN ( V)
8
3
1
2
–
3
–
V
O
UT
(V)
4
0
–4
–8
–1
6
2
–2
–6
0
2
VMAG = 2V
1V
0.5V
0.25V
03217-
050
Figure 49. Effect of VMAG on Gain and Peak Output
相關(guān)PDF資料
PDF描述
202D163-3-0 BOOT MOLDED
RCC06DRTS-S93 CONN EDGECARD 12POS DIP .100 SLD
VI-B5Z-EX CONVERTER MOD DC/DC 2V 30W
234A032-100-0 BOOT MOLDED
LQW15AN1N5D00D INDUCTOR 1.5NH 1000MA 0402
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8331 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Noise VGAs with Preamplifier and Programmable RIN
AD8331_06 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Noise VGAs with Preamplifier and Programmable RIN
AD8331_10 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Noise VGAs with Preamplifier and Programmable RIN
AD8331ARQ 功能描述:IC VGA SINGLE W/PREAMP 20-QSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:X-AMP® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:可變增益放大器 應(yīng)用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤
AD8331ARQ-REEL 功能描述:IC VGA SINGLE W/PREAMP 20-SSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:X-AMP® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:可變增益放大器 應(yīng)用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*