參數資料
型號: AD9117BCPZ
廠商: Analog Devices Inc
文件頁數: 35/52頁
文件大?。?/td> 0K
描述: IC DAC DUAL 14BIT LO PWR 40LFCSP
產品培訓模塊: Data Converter Fundamentals
DAC Architectures
設計資源: High CMRR Circuit for Converting Wideband Complementary DAC Outputs to Single-Ended Without Precision Resistors (CN0142)
標準包裝: 1
系列: TxDAC®
位數: 14
數據接口: 串行
轉換器數目: 2
電壓電源: 模擬和數字
功率耗散(最大): 232mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
供應商設備封裝: 40-LFCSP-VQ(6x6)
包裝: 托盤
輸出數目和類型: 4 電流,單極
采樣率(每秒): 125M
產品目錄頁面: 785 (CN2011-ZH PDF)
AD9114/AD9115/AD9116/AD9117
Data Sheet
Rev. C | Page 40 of 52
DIGITAL INTERFACE OPERATION
Digital data for the I and Q DACs is supplied over a single
parallel bus (DB[n:0], where n is 7 for the AD9114, is 9 for the
AD9115, is 11 for the AD9116, and 13 for the AD9117)
accompanied by a qualifying clock (DCLKIO). The I and Q
data are provided to the chip in an interleaved double data rate
(DDR) format. The maximum guaranteed data rate is 250 MSPS
with a 125 MHz clock. The order of data pairing and the sampling
edge selection is user programmable using the IFIRST and
IRISING data control bits, resulting in four possible timing
diagrams. These timing diagrams are shown in Figure 89,
DCLKIO
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE
AD9116, AND 13 FOR THE AD9117.
DB[n:0]
Z
A
B
C
D
E
F
G
H
I DATA
Z
B
D
F
Q DATA
Y
A
C
E
07466-
051
Figure 89. Timing Diagram with IFIRST = 0, IRISING = 0
DCLKIO
Z
A
B
C
D
E
F
G
H
I DATA
Y
A
C
E
Q DATA
X
Z
B
D
07466-
052
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE
AD9116, AND 13 FOR THE AD9117.
DB[n:0]
Figure 90. Timing Diagram with IFIRST = 0, IRISING = 1
DCLKIO
Z
A
B
C
D
E
F
G
H
I DATA
Z
B
D
F
Q DATA
A
C
E
G
07466-
053
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE
AD9116, AND 13 FOR THE AD9117.
DB[n:0]
Figure 91. Timing Diagram with IFIRST = 1, IRISING = 0
DCLKIO
Z
A
B
C
D
E
F
G
H
I DATA
Y
A
C
E
Q DATA
Z
B
D
F
07466-
054
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE
AD9116, AND 13 FOR THE AD9117.
DB[n:0]
Figure 92. Timing Diagram with IFIRST = 1, IRISING = 1
Ideally, the rising and falling edges of the clock fall in the center
of the keep-in window formed by the setup and hold times, tS
and tH. Refer to Table 2 for setup and hold times. A detailed
timing diagram is shown in Figure 93.
DCLKIO
DB[n:0]
tS tH
07466-
055
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE
AD9115, 11 FOR THE AD9116, AND 13 FOR THE AD9117.
Figure 93. Setup and Hold Times for All Input Modes
In addition to the different timing modes listed in Table 2, the
input data can also be presented to the device in either unsigned
binary or twos complement format. The format type is chosen
via the TWOS data control bit.
相關PDF資料
PDF描述
JB1HB05SL5 CONN RCPT 5POS CRIMP SOCKET
AD9717BCPZ IC DAC DUAL 14BIT LO PWR 40LFCSP
JB1DB05PL5 CONN PLUG STR 5POS CRIMP PIN
JB1DB05PL2 CONN PLUG STR 5POS CRIMP PIN
JB1HB05SL2 CONN RCPT 5POS CRIMP SOCKET
相關代理商/技術參數
參數描述
AD9117BCPZN 功能描述:數模轉換器- DAC Dual 14B Low Power D-A Converter RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
AD9117BCPZNRL7 功能描述:數模轉換器- DAC Dual Low Pwr 14-Bit RoHS:否 制造商:Analog Devices 轉換器數量:4 DAC 輸出端數量:4 轉換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時間: 最大工作溫度:+ 105 C 安裝風格: 封裝 / 箱體:TSSOP 封裝:Reel
AD9117BCPZRL7 功能描述:IC DAC DUAL 14BIT LO PWR 40LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:TxDAC® 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD9117-DPG2-EBZ 功能描述:IC DAC DUAL 14BIT LO PWR 40LFCSP RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數模轉換器 (DAC) 系列:TxDAC® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率(每秒):- 數據接口:串行,SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9117-EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD9117, DUAL, 8-/10-/12-/14BIT LOW PWR DGTL-TO-A - Boxed Product (Development Kits)