參數(shù)資料
型號(hào): AD9222ABCPZRL7-50
廠商: Analog Devices Inc
文件頁(yè)數(shù): 18/60頁(yè)
文件大?。?/td> 0K
描述: IC ADC 12BIT SRL 50MSPS 64LFCSP
標(biāo)準(zhǔn)包裝: 750
位數(shù): 12
采樣率(每秒): 50M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 8
功率耗散(最大): 760mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 16 個(gè)單端,單極;8 個(gè)差分,單極
Data Sheet
AD9222
Rev. F | Page 25 of 60
Clock Jitter Considerations
High speed, high resolution ADCs are sensitive to the quality of the
clock input. The degradation in SNR at a given input frequency
(fA) due only to aperture jitter (tJ) can be calculated by
SNR Degradation = 20 × log 10(1/2 × π × fA × tJ)
In this equation, the rms aperture jitter represents the root mean
square of all jitter sources, including the clock input, analog input
signal, and ADC aperture jitter specifications. IF undersampling
applications are particularly sensitive to jitter (see Figure 68).
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the AD9222.
Power supplies for clock drivers should be separated from the
ADC output driver supplies to avoid modulating the clock signal
with digital noise. Low jitter, crystal-controlled oscillators make
the best clock sources. If the clock is generated from another
type of source (by gating, dividing, or other methods), it should
be retimed by the original clock at the last step.
Refer to the AN-501 Application Note and the AN-756
Application Note for more in-depth information about jitter
performance as it relates to ADCs.
1
10
100
1000
16 BITS
14 BITS
12 BITS
30
40
50
60
70
80
90
100
110
120
130
0.125ps
0.25ps
0.5ps
1.0ps
2.0ps
ANALOG INPUT FREQUENCY (MHz)
10 BITS
8 BITS
RMS CLOCK JITTER REQUIREMENT
S
NR
(
d
B)
05967-
055
Figure 68. Ideal SNR vs. Input Frequency and Jitter
Power Dissipation and Power-Down Mode
As shown in Figure 69, the power dissipated by the AD9222 is
proportional to its sample rate. The digital power dissipation
does not vary much because it is determined primarily by the
DRVDD supply and bias current of the LVDS output drivers.
05967-
057
ENCODE (MSPS)
CURRE
NT
(
A)
10
50
0
0.05
0.10
0.15
0.20
0.25
0.30
0.35
0.40
15
20
25
30
35
40
45
0.500
0.550
0.600
0.650
0.700
0.750
0.800
PO
W
ER
(W
)
TOTAL POWER
AVDD CURRENT
DRVDD CURRENT
Figure 69. Supply Current vs. fSAMPLE for fIN = 10.3 MHz, AD9222- 50
ENCODE (MSPS)
CURRE
NT
(
mA)
10
60
50
20
30
40
700
750
800
850
900
950
PO
W
ER
(m
W
)
TOTAL POWER
AVDD CURRENT
DRVDD CURRENT
0
50
100
150
200
250
300
350
400
450
500
05967-
103
Figure 70. Supply Current vs. fSAMPLE for fIN = 10.3 MHz, AD9222- 65
相關(guān)PDF資料
PDF描述
IDT72V241L10PFG IC FIFO SYNC 4KX9 10NS 32QFP
LTC1349CG#PBF IC TXRX 5V RS232 LOW PWR 28-SSOP
IDT72241L15PFI IC FIFO 2048X18 SYNC 15NS 32QFP
VI-21Z-MW CONVERTER MOD DC/DC 2V 40W
LTC1349CG IC TXRX 5V RS232 LOW PWR 28-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9222ABCPZRL7-65 功能描述:IC ADC 12BIT SRL 65MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD9222BCPZ-40 制造商:Analog Devices 功能描述:Octal ADC Pipelined 40Msps 12-bit Serial 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:
AD9222BCPZ-50 制造商:Analog Devices 功能描述:ADC Octal Pipelined 50Msps 12-bit Serial 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:12BIT ADC OCTAL 50MSPS LFCSP-64
AD9222BCPZ-65 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9222BCPZRL7-40 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal, 12-Bit, 40/50 MSPS Serial LVDS 1.8 V A/D Converter