- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10048 > AD9222ABCPZRL7-50 (Analog Devices Inc)IC ADC 12BIT SRL 50MSPS 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9222ABCPZRL7-50 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 35/60頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT SRL 50MSPS 64LFCSP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 50M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 8 |
| 功率耗散（最大）： | 760mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 16 個單端，單極；8 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9222
Data Sheet
Rev. F | Page 40 of 60
EVALUATION BOARD
The AD9222 evaluation board provides all of the support cir-
cuitry required to operate the ADC in its various modes and
configurations. The converter can be driven differentially using a
transformer (default) or an AD8334 driver. The ADC can also be
driven in a single-ended fashion. Separate power pins are provided
to isolate the DUT from the drive circuitry of the AD8334. Each
input configuration can be selected by changing the connection
the typical bench characterization setup used to evaluate the ac
performance of the AD9222. It is critical that the signal sources
used for the analog input and clock have very low phase noise
(<1 ps rms jitter) to realize the optimum performance of the
converter. Proper filtering of the analog input signal to remove
harmonics and lower the integrated or broadband noise at the
input is also necessary to achieve the specified noise performance.
See Figure 90 to Figure 100 for the complete schematics and
layout diagrams demonstrating the routing and grounding
techniques that should be applied at the system level.
POWER SUPPLIES
This evaluation board has a wall-mountable switching power
supply that provides a 6 V, 2 A maximum output. Connect the
supply to the rated 100 V ac to 240 V ac wall outlet at 47 Hz to
63 Hz. The other end of the supply is a 2.1 mm inner diameter
jack that connects to the PCB at P701. Once on the PC board,
the 6 V supply is fused and conditioned before connecting to
three low dropout linear regulators that supply the proper bias
to each of the various sections on the board.
When operating the evaluation board in a nondefault condition,
L701 to L704 can be removed to disconnect the switching power
supply. This enables the user to bias each section of the board
individually. Use P702 to connect a different supply for each
section. At least one 1.8 V supply is needed for AVDD_DUT and
DRVDD_DUT; however, it is recommended that separate supplies
be used for both analog and digital signals and that each supply
have a current capability of 1 A. To operate the evaluation board
using the VGA option, a separate 5.0 V analog supply (AVDD_5 V)
is needed. To operate the evaluation board using the SPI and alter-
nate clock options, a separate 3.3 V analog supply (AVDD_3.3 V) is
needed in addition to the other supplies.
INPUT SIGNALS
When connecting the clock and analog sources to the evalu-
ation board, use clean signal generators with low phase noise,
such as Rohde & Schwarz SMA or HP8644 signal generators or the
equivalent, as well as a 1 m, shielded, RG-58, 50 coaxial cable.
Enter the desired frequency and amplitude from the ADC specifi-
cations tables. Typically, most Analog Devices, Inc., evaluation
boards can accept approximately 2.8 V p-p or 13 dBm sine wave
input for the clock. When connecting the analog input source, it
is recommended to use a multipole, narrow-band, band-pass
filter with 50 terminations. Good choices of such band-pass
filters are available from TTE, Allen Avionics, and K&L
Microwave, Inc. The filter should be connected directly to the
evaluation board if possible.
OUTPUT SIGNALS
The default setup uses the Analog Devices HSC-ADC-FIFO5-
INTZ to interface with the Analog Devices standard dual-channel
FIFO data capture board (HCS-ADC-EVALCZ). Two of the eight
channels can be evaluated at the same time. For more
information on the channel settings and optional settings of these
boards, www.analog.com/FIFO.
ROHDE & SCHWARZ,
SMA,
2V p-p SIGNAL
SYNTHESIZER
ROHDE & SCHWARZ,
SMA,
2V p-p SIGNAL
SYNTHESIZER
BAND-PASS
FILTER
XFMR
INPUT
CLK
CH A TO CH H
12-BIT
SERIAL
LVDS
USB
CONNECTION
AD9222
EVALUATION BOARD
INTERPOSER
BOARD
HSC-ADC-EVALCZ
FIFO DATA
CAPTURE
BOARD
PC
RUNNING
ADC
ANALYZER
AND SPI
USER
SOFTWARE
1.8V
–
+
–
+
A
V
DD_DUT
A
V
DD_3.
3V
D
R
V
DD_DUT
G
ND
G
ND
–
+
5.0V
G
ND
A
V
DD_5V
1.8V
6V DC
2A MAX
WALL OUTLET
100V TO 240V AC
47Hz TO 63Hz
SWITCHING
POWER
SUPPLY
–
+
G
ND
3.3V
–
+
V
CC
G
ND
3.3V
SPI
05967-
070
Figure 86. Evaluation Board Connection
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V241L10PFG | IC FIFO SYNC 4KX9 10NS 32QFP |
| LTC1349CG#PBF | IC TXRX 5V RS232 LOW PWR 28-SSOP |
| IDT72241L15PFI | IC FIFO 2048X18 SYNC 15NS 32QFP |
| VI-21Z-MW | CONVERTER MOD DC/DC 2V 40W |
| LTC1349CG | IC TXRX 5V RS232 LOW PWR 28-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9222ABCPZRL7-65 | 功能描述:IC ADC 12BIT SRL 65MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9222BCPZ-40 | 制造商:Analog Devices 功能描述:Octal ADC Pipelined 40Msps 12-bit Serial 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述: |
| AD9222BCPZ-50 | 制造商:Analog Devices 功能描述:ADC Octal Pipelined 50Msps 12-bit Serial 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:12BIT ADC OCTAL 50MSPS LFCSP-64 |
| AD9222BCPZ-65 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9222BCPZRL7-40 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal, 12-Bit, 40/50 MSPS Serial LVDS 1.8 V A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。