參數(shù)資料
型號： AD9228ABCPZRL7-65
廠商： Analog Devices Inc
文件頁數(shù)： 22/56頁
文件大?。?/td> 0K
描述： IC ADC 12BIT SPI/SRL 65M 48LFCSP
標準包裝： 750
位數(shù)： 12
采樣率（每秒）： 65M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
功率耗散（最大）： 510mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤，CSP
供應商設備封裝： 48-LFCSP-VQ（7x7）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 8 個單端，單極；4 個差分，單極
Data Sheet
AD9228
Rev. E | Page 29 of 56
SCLK/DTP Pin
The SCLK/DTP pin is for use in applications that do not require
SPI mode operation. This pin can enable a single digital test
pattern if it and the CSB pin are held high during device power-
up. When SCLK/DTP is tied to AVDD, the ADC channel
outputs shift out the following pattern: 1000 0000 0000. The
FCO and DCO function normally while all channels shift out the
repeatable test pattern. This pattern allows the user to perform
timing alignment adjustments among the FCO, DCO, and output
data. For normal operation, this pin should be tied to AGND
through a 10 kΩ resistor. This pin is both 1.8 V and 3.3 V tolerant.
Table 12. Digital Test Pattern Pin Settings
Selected DTP
DTP Voltage
Resulting
D + x and D x
Resulting
FCO and DCO
Normal
Operation
10 kΩ to AGND
Normal
operation
Normal operation
DTP
AVDD
1000 0000 0000
Normal operation
Additional and custom test patterns can also be observed when
commanded from the SPI port. Consult the Memory Map
section for information about the options available.
CSB Pin
The CSB pin should be tied to AVDD for applications that do
not require SPI mode operation. By tying CSB high, all SCLK
and SDIO information is ignored. This pin is both 1.8 V and
3.3 V tolerant.
RBIAS Pin
To set the internal core bias current of the ADC, place a resistor
(nominally equal to 10.0 kΩ) to ground at the RBIAS pin. The
resistor current is derived on-chip and sets the AVDD current of
the ADC to a nominal 232 mA at 65 MSPS. Therefore, it is
imperative that at least a 1% tolerance on this resistor be used to
achieve consistent performance.
Voltage Reference
A stable, accurate 0.5 V voltage reference is built into the
AD9228. It is gained up internally by a factor of 2, setting VREF
to 1.0 V, which results in a full-scale differential input span of
2 V p-p. The VREF is set internally by default; however, the VREF
pin can be driven externally with a 1.0 V reference to improve
accuracy.
When applying the decoupling capacitors to the VREF, REFT,
and REFB pins, use ceramic low ESR capacitors. These capacitors
should be close to the ADC pins and on the same layer of the
PCB as the AD9228. The recommended capacitor values and
configurations for the AD9228 reference pin are shown in
Table 13. Reference Settings
Selected Mode
SENSE Voltage
Resulting VREF (V)
Resulting
Differential
Span (V p-p)
External
Reference
AVDD
N/A
2 × external
reference
Internal,
2 V p-p FSR
AGND to 0.2 V
1.0
2.0
相關(guān)PDF資料
PDF描述
AD9229ABCPZRL7-65 IC ADC 12BIT SRL 65MSPS 48LFCSP
AD9230BCPZ-170 IC ADC 12BIT 170MSPS 56-LFCSP
AD9230BCPZ11-200 IC ADC 11-BIT 200MSPS 56-LFCSP
AD9231BCPZ-80 IC ADC 12BIT 80MSPS 64LFCSP
AD9233BCPZRL7-125 IC ADC 12BIT 125MSPS 48-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9228BCPZ-40 制造商:Analog Devices 功能描述:ADC Quad Pipelined 40Msps 12-bit Serial 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC SM 12-BIT ADC QUAD WAFFLE125 制造商:Analog Devices 功能描述:IC 12BIT ADC QUAD 40MSPS LFCSP48 制造商:Analog Devices 功能描述:IC, 12BIT ADC, QUAD 40MSPS, LFCSP48
AD9228BCPZ-65 制造商:Analog Devices 功能描述:ADC Quad Pipelined 65Msps 12-bit Serial 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC 12BIT ADC QUAD 65MSPS LFCSP48
AD9228BCPZRL-40 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
AD9228BCPZRL-65 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
AD9228BCPZRL7-40 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*