參數(shù)資料
型號(hào)： AD9228ABCPZRL7-65
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 23/56頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT SPI/SRL 65M 48LFCSP
標(biāo)準(zhǔn)包裝： 750
位數(shù)： 12
采樣率（每秒）： 65M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
功率耗散（最大）： 510mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 帶卷 (TR)
輸入數(shù)目和類(lèi)型： 8 個(gè)單端，單極；4 個(gè)差分，單極
Data Sheet
AD9228
Rev. E | Page 3 of 56
REVISION HISTORY
12/11—Rev. D to Rev. E
Changes to Output Signals Section and Figure 71......................37
Change to Default Operation and Jumper Selection Settings
Section ..............................................................................................38
Change to Figure 74 ........................................................................41
Added Endnote 3 in Ordering Guide ...........................................53
4/10—Rev. C to Rev. D
Changes to Table 16 ........................................................................35
Updated Outline Dimensions........................................................53
Changes to Ordering Guide...........................................................53
12/09—Rev. B to Rev. C
Updated Outline Dimensions........................................................53
Changes to Ordering Guide...........................................................54
7/07—Rev. A to Rev. B
Changes to Figure 3...........................................................................7
Change to Table 7 ............................................................................10
5/07—Rev. 0 to Rev. A
Changes to Features ..........................................................................1
Change to Effective Number of Bits (ENOB)................................4
Changes to Logic Output (SDIO/ODM) Section..........................5
Added Endnote 3 to Table 3.............................................................5
Changes to Pipeline Latency............................................................6
Added Endnote 2 to Table 4.............................................................6
Changes to Figure 2 to Figure 4.......................................................7
Changes to Figure 10 ......................................................................12
Changes to Figure 15, Figure 17 to Figure 19, Figure 37, and
Figure 39 ......................................................................................14
Changes to Figure 23 to Figure 26 Captions ...............................15
Change to Figure 35 Caption.........................................................17
Added Figure 46 and Figure 47 .....................................................20
Changes to Figure 51 ......................................................................21
Changes to Clock Duty Cycle Considerations Section ..............22
Changes to Power Dissipation and Power-Down Mode Section ...23
Changes to Figure 61 to Figure 63 Captions ...............................25
Changes to Table 9 Endnote ..........................................................26
Changes to Digital Outputs and Timing Section........................27
Added Table 10 ................................................................................27
Changes to RBIAS Pin Section......................................................28
Deleted Figure 62 and Figure 63 ...................................................27
Changes to Figure 67 ......................................................................29
Changes to Hardware Interface Section.......................................30
Added Figure 68 ..............................................................................31
Changes to Table 15 ........................................................................31
Changes to Reading the Memory Map Table Section ................32
Change to Input Signals Section ...................................................36
Changes to Output Signals Section...............................................36
Changes to Figure 71 ......................................................................36
Changes to Default Operation and
Jumper Selection Settings Section ...........................................37
Changes to Alternative Analog Input
Drive Configuration Section ....................................................38
Changes to Figure 74 ......................................................................40
Changes to Table 17 ........................................................................48
Changes to Ordering Guide...........................................................52
4/06—Revision 0: Initial Version
相關(guān)PDF資料
PDF描述
AD9229ABCPZRL7-65 IC ADC 12BIT SRL 65MSPS 48LFCSP
AD9230BCPZ-170 IC ADC 12BIT 170MSPS 56-LFCSP
AD9230BCPZ11-200 IC ADC 11-BIT 200MSPS 56-LFCSP
AD9231BCPZ-80 IC ADC 12BIT 80MSPS 64LFCSP
AD9233BCPZRL7-125 IC ADC 12BIT 125MSPS 48-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9228BCPZ-40 制造商:Analog Devices 功能描述:ADC Quad Pipelined 40Msps 12-bit Serial 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC SM 12-BIT ADC QUAD WAFFLE125 制造商:Analog Devices 功能描述:IC 12BIT ADC QUAD 40MSPS LFCSP48 制造商:Analog Devices 功能描述:IC, 12BIT ADC, QUAD 40MSPS, LFCSP48
AD9228BCPZ-65 制造商:Analog Devices 功能描述:ADC Quad Pipelined 65Msps 12-bit Serial 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC 12BIT ADC QUAD 65MSPS LFCSP48
AD9228BCPZRL-40 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
AD9228BCPZRL-65 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
AD9228BCPZRL7-40 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*