參數(shù)資料
型號(hào)： AD9260ASZRL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 27/44頁(yè)
文件大?。?/td> 0K
描述： IC ADC 16BIT 2.5MHZ 44MQFP
標(biāo)準(zhǔn)包裝： 800
位數(shù)： 16
采樣率（每秒）： 20M
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 585mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 44-QFP
供應(yīng)商設(shè)備封裝： 44-MQFP（10x10）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 2 個(gè)單端，單極；1 個(gè)差分，單極
AD9260
Rev. C | Page 33 of 44
POWER DISSIPATION CONSIDERATIONS
The power dissipation of the AD9260 is dependent on its
application specific configuration and operating conditions.
The analog power dissipation as shown in Figure 70 is primarily
a function of its power bias setting and sample rate. It remains
insensitive to the particular input waveform being digitized or
digital filter MODE setting. The digital power dissipation is
primarily a function of the digital supply setting (i.e., +3 V to
+5 V), the sample rate and, to a lesser extent, the MODE setting
and input waveform. Figure 71 and Figure 72 show the total
current dissipation of the combined digital (DVDD) and digital
driver supply (DRVDD) for +3 V and +5 V supplies. Note,
DVDD and DRVDD are typically derived from the same supply
bus since no degradation in performance results. A 1 MHz full-
scale sine wave was used to ensure maximum digital activity in
the digital filters and the digital drivers had a fanout of one.
Note also that a twofold decrease in digital supply current
results when the digital supply is reduced form +5 V to +3 V.
30
50
70
90
110
130
I AV
DD
(mA)
SAMPLE RATE (MSPS)
515
10
20
00581-C-070
QUARTER BIAS [8k
]
FULL BIAS [2k
]
HALF BIAS [4k
]
Figure 70. IAVDD vs. Sample Rate (AVDD = +5V, Mode 1x-4x)
0
2
4
6
8
10
I DV
DD
/I
DRV
DD
(mA)
12
14
16
SAMPLE RATE (MSPS)
5
15
10
20
00581-C-071
8
× MODE
4
× MODE
2
× MODE
1
× MODE
Figure 71. IDVDD/IDRVDD vs. Sample Rate (DVDD = DRVDD = 3 V,
fIN = 1 MHz)
0
5
10
15
20
25
30
I DV
DD
/I
DRV
DD
(mA)
SAMPLE RATE (MSPS)
515
10
20
00581-C-072
8
× MODE
4
× MODE
2
× MODE
1
× MODE
Figure 72. IDVDD/IDRVDD vs. Sample Rate (DVDD = DRVDD = 5 V, fIN = 1
MHz)
DIGITAL OUTPUT DRIVER CONSIDERATIONS
(DRVDD)
The AD9260 output drivers can be configured to interface with
+5 V or 3.3 V logic families by setting DRVDD to +5 V or 3.3 V,
respectively. The AD9260 output drivers in each mode are
appropriately sized to provide sufficient output current to drive
a wide variety of logic families. However, large drive currents
tend to cause glitches on the supplies and may affect SINAD
performance. Applications requiring the AD9260 to drive large
capacitive loads or large fanout may require additional
decoupling capacitors on DRVDD. The addition of external
buffers or latches helps reduce output loading while providing
effective isolation from the data bus.
Clock Input and Considerations
The AD9260 internal timing uses the two edges of the clock
input to generate a variety of internal timing signals. The clock
input must meet or exceed the minimum specified pulse width
high and low (tCH and tCL) specifications for the given A/D as
defined in the Switching Specifications at the beginning of the
data sheet to meet the rated performance specifications. For
example, the clock input to the AD9260 operating at 20 MSPS
may have a duty cycle between 45% and 55% to meet this
timing requirement since the minimum specified tCH and tCL is
22.5 ns. For clock rates below 20 MSPS, the duty cycle may
deviate from this range to the extent that both tCH and tCL are
satisfied. All high speed, high resolution A/Ds are sensitive to
the quality of the clock input. The degradation in SNR at a
given full-scale input frequency (fIN) due to only aperture jitter
(tA) can be calculated with the following equation:
(
)
[
]
A
IN t
f
SNR
π
=
2
/
1
log
20
10
In the equation, the rms aperture jitter, tA, represents the
rootsum square of all the jitter sources which include the clock
input, analog input signal, and A/D aperture jitter specification.
For example, if a 500 kHz full-scale sine wave is sampled by an
相關(guān)PDF資料
PDF描述
AD9262BCPZ-10 IC ADC 16BIT 10MHZ 64LFCSP
AD9266BCPZRL7-20 IC ADC 16BIT 20MSPS 32LFCSP
AD9269BCPZRL7-20 IC ADC 16BIT 20MSPS DL 64LFCSP
AD9271BSVZ-40 IC ADC OCT 12BIT 40MSPS 100-TQFP
AD9280ARSRL IC ADC 8BIT CMOS 32MSPS 28-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9260EB 制造商:AD 制造商全稱:Analog Devices 功能描述:High-Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate
AD9260-EB 制造商:Analog Devices 功能描述:Evaluation Board For AD9260 制造商:Analog Devices 功能描述:DEV TOOLS, EVAL BD FOR AD9260 - Bulk
AD9261-10EBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 16Bit 10 MHz Sigma Delta ADC EB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
AD9261BCPZ-10 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16Bit 10 MHz Sigma Delta ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9261BCPZRL7-10 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16Bit 10 MHz Sigma Delta ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*