- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10084 > AD9262BCPZRL7 (Analog Devices Inc)IC ADC 16BIT 2.5MHZ 64LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9262BCPZRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 18/32頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 2.5MHZ 64LFCSP |
| 設(shè)計(jì)資源： | Interfacing ADL5382 to AD9262 as an RF-to-Bits Solution (CN0062) |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 160M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 640mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個(gè)單端，雙極；1 個(gè)差分，單極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
AD9262
Rev. A | Page 25 of 32
Table 20 shows the corresponding threshold level in dBFS vs.
register setting. If the input signal crosses this level, the ORx pin
is set. In the case where 0x111[5:0] is set to all 0s, the threshold
level is set to the maximum code of 32,76710. This feature pro-
vides a means of reporting the instantaneous amplitude as it
crosses a user-provided threshold. This gives the user a sense
of the signal level without needing to perform a full power
measurement.
The user has the ability to select how the overrange conditions
are reported, and this is controlled through Register 0x111 via
AUTORST, OR_IND, and ORTHRESH (see Table 21). By
enabling the AUTORST bit, Register 0x111[7], if an overrange
occurs, the ADC automatically resets itself. The ORx pins remain
high until the automatic reset has completed. If an analog trip
occurs, the modulator resets itself after 16 consecutive clock
cycles of overrange.
If the AD9262 is used in a system that incorporates automatic
gain control (AGC), the ORx signal can be used to indicate that
the signal amplitude should be reduced. This may be particularly
effective for use in maximizing the signal dynamic range if the
signal includes high occurrence components that occasionally
exceed full scale by a small amount.
TIMING
The AD9262 provides a data clock out (DCO) pin to assist in
capturing the data in an external register. The data outputs are
valid on the rising edge of DCO, unless changed by setting
Serial Register 0x16[7] (see the Serial Port Interface (SPI)
section). See Figure 2 for a graphical timing description.
Table 20. OR Threshold Levels
0x111[5:0]
Threshold (dBFS)
0x111[5:0]
Threshold (dBFS)
0x111[5:0]
Threshold (dBFS)
1
36.12
16
9.28
2B
3.45
2
30.10
17
8.89
2C
3.25
3
26.58
18
8.52
2D
3.06
4
24.08
19
8.16
2E
2.87
5
22.14
1A
7.82
2F
2.68
6
20.56
1B
7.50
30
2.50
7
19.22
1C
7.18
31
2.32
8
18.06
1D
6.88
32
2.14
9
17.04
1E
6.58
33
1.97
A
16.12
1F
6.30
34
1.80
B
15.29
20
6.02
35
1.64
C
14.54
21
5.75
36
1.48
D
13.84
22
5.49
37
1.32
E
13.20
23
5.24
38
1.16
F
12.60
24
5.00
39
1.00
10
12.04
25
4.76
3A
0.86
11
11.51
26
4.53
3B
0.71
12
11.02
27
4.30
3C
0.56
13
10.56
28
4.08
3D
0.42
14
10.10
29
3.87
3E
0.28
15
9.68
2A
3.66
3F
0.14
Table 21. ORx Conditions
ORx Conditions
AUTORST
OR_IND
ORTHRESH[5:0]
ORTHRESH[4:0]
Description
Normal, Reset Off
0
00000
Digital trip: if 16-bit output > 32,767, ORx = 1, else ORx = 0
Digital Threshold,
Reset Off
0
>0
Digital threshold: if 16-bit output > ORTHRESH, ORx = 1,
else ORx = 0
Full Overrange,
Reset Off
0
1
0
X
If analog trip or digital trip, ORx = 1, else ORx = 0
Data Valid, No Reset
0
1
X
If analog trip or digital trip or calibration, ORx = 0, else ORx = 1
Normal, Reset On
1
0
00000
Digital trip: if 16-bit output > 32,767, ORx = 1, else ORx = 0
Digital Threshold,
Reset On
1
0
>0
Digital threshold: if 16-bit output > ORTHRESH, ORx = 1,
else ORx = 0
Full Overrange,
Reset On
1
0
X
If analog trip or digital trip ORx = 1 else ORx = 0
Data Valid,
Reset On
1
X
If analog trip or digital trip or calibration, ORx = 0 else ORx = 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9248BSTZRL-65 | IC ADC 14BIT DUAL 65MSPS 64LQFP |
| VE-2N0-IW-F3 | CONVERTER MOD DC/DC 5V 100W |
| LTC2862HDD-2#TRPBF | IC TRANSCEIVER RS485 8-DFN |
| LTC2260IUJ-12#TRPBF | IC ADC 12BIT 105MSPS 40-QFN |
| LTC2369CDE-18#TRPBF | IC ADC 18BIT SRL/SPI 1.6M 16-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9262BCPZRL7-10 | 功能描述:IC ADC 16BIT 10MHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD9262BCPZRL7-5 | 功能描述:IC ADC 16BIT 5MHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD9262-EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD9262BCPZ 制造商:Analog Devices 功能描述:16 BIT DUAL BANDWIDTH ADC EB - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:A/D Converter Eval. Board 制造商:Analog Devices 功能描述:A/D Converter Eval. Board; Silicon Manufacturer:Analog Devices; Silicon Core Number:AD9262; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Software, Evaluation Board |
| AD9265 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 125 MSPS/105 MSPS/80 MSPS 1.8 V Analog-to-Digital Converter |
| AD9265-105EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 16 Bit 105 Msps high SNR 1.8 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。