參數(shù)資料
型號(hào)： AD9516-2BCPZ-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 39/80頁(yè)
文件大小： 0K
描述： IC CLOCK PLL/VCO 2.2GHZ 64LFCSP
標(biāo)準(zhǔn)包裝： 750
類型： 時(shí)鐘發(fā)生器，扇出配送
PLL： 是
輸入： 時(shí)鐘
輸出： CMOS，LVDS，LVPECL
電路數(shù)： 1
比率 - 輸入:輸出： 1:14
差分 - 輸入:輸出： 是/是
頻率 - 最大： 2.33GHz
除法器/乘法器： 是/無
電源電壓： 3.135 V ~ 3.465 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 64-LFCSP-VQ（9x9）
包裝： 帶卷 (TR)
配用： AD9516-2/PCBZ-ND - BOARD EVAL FOR AD9516-2 2.2GHZ
AD9516-2
Data Sheet
Rev. C | Page 44 of 80
Duty Cycle and Duty-Cycle Correction (Divider 3 and
Divider 4)
The same duty cycle and DCC considerations apply to Divider 3
and Divider 4 as to Divider 0, Divider 1, and Divider 2 (see the
however, with these channel dividers, the number of possible
configurations is even more complex.
Duty-cycle correction on Divider 3 and Divider 4 requires the
following channel divider conditions:
An even DX.Y must be set as MX.Y = NX.Y (low cycles = high
cycles).
An odd DX.Y must be set as MX.Y = NX.Y + 1 (the number of
low cycles must be one greater than the number of high
cycles).
If only one divider is bypassed, it must be the second
divider, X.2.
If only one divider has an even divide by, it must be the
second divider, X.2.
The possibilities for the duty cycle of the output clock from
Divider 3 and Divider 4 are shown in Table 40 through Table 44.
Table 40. Divider 3, Divider 4 Duty Cycle; VCO Divider
Used; Duty Cycle Correction Off (DCCOFF = 1)
VCO
Divider
DX.1
DX.2
Output Duty
Cycle
NX.1 + MX.1 + 2
NX.2 + MX.2 + 2
Even
1
50%
Odd = 3
1
33.3%
Odd = 5
1
40%
Even
Even, odd
1
(NX.1 + 1)/
(NX.1 + MX.1 + 2)
Odd
Even, odd
1
(NX.1 + 1)/
(NX.1 + MX.1 + 2)
Even
Even, odd
(NX.2 + 1)/
(NX.2 + MX.2 + 2)
Odd
Even, odd
(NX.2 + 1)/
(NX.2 + MX.2 + 2)
Table 41. Divider 3, Divider 4 Duty Cycle; VCO Divider Not
Used; Duty Cycle Correction Off (DCCOFF = 1)
Input Clock
Duty Cycle
DX.1
DX.2
Output
Duty Cycle
NX.1 + MX.1 + 2
NX.2 + MX.2 + 2
50%
1
50%
X%
1
X%
50%
Even, odd
1
(NX.1 + 1)/
(NX.1 + MX.1 + 2)
X%
Even, odd
1
(NX.1 + 1)/
(NX.1 + MX.1 + 2)
50%
Even, odd
(NX.2 + 1)/
(NX.2 + MX.2 + 2)
X%
Even, odd
(NX.2 + 1)/
(NX.2 + MX.2 + 2)
Table 42. Divider 3, Divider 4 Duty Cycle; VCO Divider
Used; Duty Cycle Correction Is On (DCCOFF = 0); VCO
Divider Input Duty Cycle = 50%
VCO
Divider
DX.1
DX.2
Output
Duty Cycle
NX.1 + MX.1 + 2
NX.2 + MX.2 + 2
Even
1
50%
Odd
1
50%
Even
Even (NX.1 = MX.1)
1
50%
Odd
Even (NX.1 = MX.1)
1
50%
Even
Odd (MX.1 = NX.1 + 1)
1
50%
Odd
Odd (MX.1 = NX.1 + 1)
1
50%
Even
Even (NX.1 = MX.1)
Even (NX.2 = MX.2)
50%
Odd
Even (NX.1 = MX.1)
Even (NX.2 = MX.2)
50%
Even
Odd (MX.1 = NX.1 + 1)
Even (NX.2 = MX.2)
50%
Odd
Odd (MX.1 = NX.1 + 1)
Even (NX.2 = MX.2)
50%
Even
Odd (MX.1 = NX.1 + 1)
Odd (MX.2 = NX.2 + 1)
50%
Odd
Odd (MX.1 = NX.1 + 1)
Odd (MX.2 = NX.2 + 1)
50%
Table 43. Divider 3, Divider 4 Duty Cycle; VCO Divider
Used; Duty Cycle Correction On (DCCOFF = 0); VCO
Divider Input Duty Cycle = X%
VCO
Divider
DX.1
DX.2
Output
Duty Cycle
NX.1 + MX.1 + 2
NX.2 + MX.2 + 2
Even
1
50%
Odd = 3
1
(1 + X%)/3
Odd = 5
1
(2 + X%)/5
Even
(NX.1 = MX.1)
1
50%
Odd
Even
(NX.1 = MX.1)
1
50%
Even
Odd
(MX.1 = NX.1 + 1)
1
50%
Odd = 3
Odd
(MX.1 = NX.1 + 1)
1
(3NX.1 + 4 + X%)/
(6NX.1 + 9)
Odd = 5
Odd
(MX.1 = NX.1 + 1)
1
(5NX.1 + 7 + X%)/
(10NX.1 + 15)
Even
(NX.1 = MX.1)
Even
(NX.2 = MX.2)
50%
Odd
Even
(NX.1 = MX.1)
Even
(NX.2 = MX.2)
50%
Even
Odd
(MX.1 = NX.1 + 1)
Even
(NX.2 = MX.2)
50%
Odd
(MX.1 = NX.1 + 1)
Even
(NX.2 = MX.2)
50%
Even
Odd
(MX.1 = NX.1 + 1)
Odd
(MX.2 = NX.2 + 1)
50%
Odd = 3
Odd
(MX.1 = NX.1 + 1)
Odd
(MX.2 = NX.2 + 1)
(6NX.1NX.2 + 9NX.1 +
9NX.2 + 13 + X%)/
(3(2NX.1 + 3)
(2NX.2 + 3))
Odd = 5
Odd
(MX.1 = NX.1 + 1)
Odd
(MX.2 = NX.2 + 1)
(10NX.1NX.2+ 15NX.1 +
15NX.2 + 22 + X%)/
(5(2 NX.1 + 3)
(2 NX.2 + 3))
相關(guān)PDF資料
PDF描述
X9418YV24I-2.7 IC XDCP DUAL 64-TAP 2.5K 24TSSOP
X9418YV24I IC XDCP DUAL 64-TAP 2.5K 24TSSOP
X9418YV24-2.7 IC XDCP DUAL 64-TAP 2.5K 24TSSOP
X9420WS16IT1 IC XDCP SGL 64-TAP 10K 16-SOIC
X9410WV24-2.7T1 IC XDCP DUAL 64-TAP 10K 24-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9516-3 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Output Clock Generator with Integrated 2.0 GHz VCO
AD9516-3/PCBZ 功能描述:BOARD EVAL FOR AD9516-3 2.0GHZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
AD9516-3BCPZ 功能描述:IC CLOCK PLL/VCO 2GHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
AD9516-3BCPZ-REEL7 功能描述:IC CLOCK PLL/VCO 2GHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR)
AD9516-4 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Output Clock Generator with Integrated 1.6 GHz VCO
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*