參數(shù)資料
型號: AD9517-1A/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 23/80頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9517-1A
設(shè)計資源: AD9517 Eval Brd Schematics
AD9517 Gerber Files
AD9517-1 BOM
標(biāo)準(zhǔn)包裝: 1
主要目的: 計時,時鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9517-1A
主要屬性: 2 輸入,12 輸出,2.5GHz VCO
次要屬性: CMOS,LVPECL 和 LVDS 兼容
已供物品:
Data Sheet
AD9517-1
Rev. E | Page 3 of 80
REVISION HISTORY
3/13—Rev. D to Rev. E
Changes to Table 52 ........................................................................ 57
Changes to Table 57 ........................................................................ 70
1/12—Rev. C to Rev. D
Changes to Table 62 ........................................................................75
5/11—Rev. B to Rev. C
Changes to Features, Applications, and General Description
Sections...............................................................................................1
Change to CPRSET Pin Resistor Parameter, Table 1....................4
Changes to Table 2 ............................................................................4
Changes to Table 4 ............................................................................6
Changes to Logic 1 Current and Logic 0 Current
Parameters, Table 15 .......................................................................14
Changes to Table 20 ........................................................................18
Change to Caption, Figure 8 ..........................................................20
Change to Caption, Figure 15........................................................21
Change to Captions, Figure 25 and Figure 26 .............................23
Added Figure 41; Renumbered Sequentially ...............................25
Changes to On-Chip VCO Section...............................................34
Changes to Reference Switchover Section ...................................35
Changes to Prescaler Section and Change to
Comments/Conditions Column, Table 28...................................36
Changes to Automatic/Internal Holdover Mode Section
and Frequency Status Monitors Section.......................................39
Changes to VCO Calibration Section...........................................40
Changes to Clock Distribution Section........................................41
Changes to Write Section ...............................................................51
Change to The Instruction Word (16 Bits) Section ....................52
Change to Figure 65 ........................................................................53
Change to Thermal Performance Section....................................55
Changes to Register Address 0x01C, Bits[4:3], Table 52............56
Changes to Address 0x017, Bits[1:0] and Address 0x018,
Bits[2:0], Table 54 ............................................................................62
Changes to Register Address 0x01C, Bits[5:1], Table 54............64
Change to LVPECL Clock Distribution Section .........................77
5/10—Rev. A to Rev. B
Changes to Default Values of LVDS/CMOS Outputs
Section in Table 52 ..........................................................................56
Changes to Register 0x140, Bit 0; Register 0x142, Bit 0;
Register 0x143, Bit 0 in Table 57 ...................................................69
Updated Outline Dimensions, Changes to Ordering Guide .....78
1/10—Rev. 0 to Rev. A
Added 48-Lead LFCSP Package (CP-48-8) .................... Universal
Changes to Features, Applications, and General Description.....1
Change to CPRSET Pin Resistor Parameter..................................4
Changes to Table 4 ............................................................................6
Changes to VCP Supply Parameter.................................................14
Changes to Table 19 ........................................................................16
Added Exposed Paddle Notation to Figure 6; Changes to
Table 20.............................................................................................17
Change to High Frequency Clock Distribution—CLK or
External VCO > 1600 MHz Section; Change to Table 22..........27
Changes to Table 24 ........................................................................29
Change to Configuration and Register Settings Section ...........31
Change to Phase Frequency Detector (PFD) Section ................32
Changes to Charge Pump (CP), On-Chip VCO, PLL
External Loop Filter, and PLL Reference Inputs Sections .........33
Change to Figure 46; Added Figure 47.........................................33
Changes to Reference Switchover and VCXO/VCO
Feedback Divider N—P, A, B, R Sections ....................................34
Changes to Table 28 ........................................................................35
Change to Holdover Section..........................................................37
Changes to VCO Calibration Section...........................................39
Changes to Clock Distribution Section........................................40
Change to Clock Frequency Division Section;
Change to Table 34..........................................................................41
Changes to Channel Dividers—LVDS/CMOS Outputs
Section; Change to Table 39...........................................................43
Change to Write Section ................................................................50
Change to MSB/LSB First Transfers .............................................51
Change to Figure 64........................................................................52
Added Thermal Performance Section..........................................54
Changes to 0x003 Register Address..............................................55
Changes to Table 53 ........................................................................58
Changes to Table 54 ........................................................................59
Changes to Table 55 ........................................................................65
Changes to Table 56 ........................................................................67
Changes to Table 57 ........................................................................69
Changes to Table 58 ........................................................................71
Changes to Table 59 ........................................................................72
Changes to Table 60 and Table 61.................................................74
Added Frequency Planning Using the AD9517 Section............75
Changes to Figure 70 and Figure 72; Added Figure 71..............76
Changes to LVDS Clock Distribution Section ............................76
Added Exposed Paddle Notation to Outline Dimensions.........78
Changes to Ordering Guide...........................................................78
7/07—Revision 0: Initial Version
相關(guān)PDF資料
PDF描述
VI-J02-EZ-S CONVERTER MOD DC/DC 15V 25W
1062672021 F/O CABLE MTP/JMPR (2) 500MM
AD9517-2A/PCBZ BOARD EVALUATION FOR AD9517-2A
VI-J00-EZ-S CONVERTER MOD DC/DC 5V 25W
ILC0402ER15NK INDUCTOR CER 15NH 0402
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9517-1BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray 制造商:Analog Devices 功能描述:CLOCK GEN 12-OUTPUT VCO LFCSP-48
AD9517-1BCPZ-REEL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9517-1BCPZ-REEL7 制造商:Analog Devices 功能描述:
AD9517-2A/PCBZ 功能描述:BOARD EVALUATION FOR AD9517-2A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
AD9517-2ABCPZ 功能描述:IC CLOCK GEN 2.2GHZ VCO 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND