參數(shù)資料
型號: AD9518-3ABCPZ-RL7
廠商: Analog Devices Inc
文件頁數(shù): 48/64頁
文件大小: 0K
描述: IC CLOCK GEN 6CH 2GHZ 48LFCSP
標準包裝: 750
類型: 時鐘發(fā)生器,扇出配送
PLL:
輸入: CMOS,LVDS,LVPECL
輸出: LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 1:6
差分 - 輸入:輸出: 是/是
頻率 - 最大: 2.25GHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應商設備封裝: 48-LFCSP-VQ(7x7)
包裝: 帶卷 (TR)
AD9518-3
Data Sheet
Rev. B | Page 52 of 64
Reg.
Addr.
(Hex)
Bits
Name
Description
0x01B
7
Enables or disables VCO frequency monitor.
VCO frequency
monitor
0: disables VCO frequency monitor (default).
1: enables VCO frequency monitor.
6
Enables or disables REF2 frequency monitor.
REF2 (REFIN)
frequency monitor
0: disables REF2 frequency monitor (default).
1: enables REF2 frequency monitor.
5
REF1 (REFIN)
frequency monitor
REF1 (REFIN) frequency monitor enable; this is for both REF1 (single-ended) and REFIN (differential) inputs
(as selected by differential reference mode).
0: disables REF1 (REFIN) frequency monitor (default).
1: enables REF1 (REFIN) frequency monitor.
[4:0]
Selects the signal that is connected to the REFMON pin.
REFMON pin
control
4
3
2
1
0
Level or
Dynamic
Signal
Signal at REFMON Pin
0
LVL
Ground (dc) (default).
0
1
DYN
REF1 clock (differential reference when in differential mode).
0
1
0
DYN
REF2 clock (not available in differential mode).
0
1
DYN
Selected reference to PLL (differential reference when in differential mode).
0
1
0
DYN
Unselected reference to PLL (not available in differential mode).
0
1
0
1
LVL
Status of selected reference (status of differential reference); active high.
0
1
0
LVL
Status of unselected reference (not available in differential mode); active high.
0
1
LVL
Status REF1 frequency; active high.
0
1
0
LVL
Status REF2 frequency; active high.
0
1
0
1
LVL
(Status REF1 frequency) AND (status REF2 frequency).
0
1
0
1
0
LVL
(DLD) AND (status of selected reference) AND (status of VCO).
0
1
0
1
LVL
Status of VCO frequency; active high.
0
1
0
LVL
Selected reference (low = REF1, high = REF2).
0
1
0
1
LVL
Digital lock detect (DLD); active low.
0
1
0
LVL
Holdover active; active high.
0
1
LVL
LD pin comparator output; active high.
1
0
LVL
VS (PLL supply).
1
0
1
DYN
REF1 clock (differential reference when in differential mode).
1
0
1
0
DYN
REF2 clock (not available in differential mode).
1
0
1
DYN
Selected reference to PLL (differential reference when in differential mode).
1
0
1
0
DYN
Unselected reference to PLL (not available in differential mode).
1
0
1
0
1
LVL
Status of selected reference (status of differential reference); active low.
1
0
1
0
LVL
Status of unselected reference (not available in differential mode); active low.
1
0
1
LVL
Status of REF1 frequency; active low.
1
0
LVL
Status of REF2 frequency; active low.
1
0
1
LVL
(Status of REF1 frequency) AND (Status of REF2 frequency).
1
0
1
0
LVL
(DLD) AND (Status of selected reference) AND (Status of VCO).
1
0
1
LVL
Status of VCO frequency; active low.
1
0
LVL
Selected reference (low = REF2, high = REF1).
1
0
1
LVL
Digital lock detect (DLD); active low.
1
0
LVL
Holdover active; active low.
1
LVL
LD pin comparator output; active low.
相關PDF資料
PDF描述
V150A3V3H200BF3 CONVERTER MOD DC/DC 3.3V 200W
VI-B7Z-MX-F1 CONVERTER MOD DC/DC 2V 30W
X9418WP24-2.7 IC XDCP DUAL 64-TAP 10K 24-DIP
VI-B7Y-MY-F3 CONVERTER MOD DC/DC 3.3V 33W
VI-B7Y-MY-F2 CONVERTER MOD DC/DC 3.3V 33W
相關代理商/技術參數(shù)
參數(shù)描述
AD9518-3A-PCBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with 6-Output Clock Generator with
AD9518-3BCPZ 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9518-3BCPZ-REEL7 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP T/R
AD9518-4 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with Integrated 1.6 GHz VCO
AD9518-4A/PCBZ 功能描述:BOARD EVALUATION FOR AD9518-4A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081