- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9091 > AD9551BCPZ-REEL7 (Analog Devices Inc)IC CLOCK GEN TRANSLATOR 40LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9551BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN TRANSLATOR 40LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時(shí)鐘發(fā)生器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 900MHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 3.3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 40-LFCSP-VQ（6x6） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | AD9551BCPZ-REEL7DKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9551
Rev. B | Page 19 of 40
Input PLL
The input PLL consists of a phase/frequency detector (PFD),
a digital loop filter, and a digitally controlled crystal oscillator
(DCXO) that operates in a closed loop. The loop contains a 2×
frequency multiplier, a 2× frequency divider, a 5× divider that
has a dedicated SDM, and switching logic, as shown in Figure 20.
DIG.
LOOP
FILTER
P
F
D
DCXO
1
0
1
0
÷2
2x
1
0
XTAL
19.44MHz MODE
TO
OUTPUT
PLL
19.44MHz MODE
REG. 0x33[6]
REG. 0x1D[2]
÷5
SDM
fREF
07
80
5-
01
2
Figure 20. Input PLL
The input PLL has a digital loop filter with a loop bandwidth of
approximately 180 Hz. This relatively narrow loop bandwidth
gives the AD9551 the ability to suppress jitter appearing on the
input references (REFA and REFB). By default, the sample rate
of the digital loop filter is fREF/8 (fREF is the frequency of the active
input reference after it is scaled down by the input divider). This
yields a loop response with peaking of typically <0.2 dB. For appli-
cations that can benefit from a reduced acquisition time but can
tolerate more peaking (~0.5 dB), the user can increase the sample
rate of the loop filter to fREF via Register 0x33[7].
The configuration of the input PLL depends on the state of the
frequency selection pins, which establishes whether the device
operates in the normal mode or the 19.44 MHz mode. The con-
figuration of the input PLL also depends on the state of the 2×
frequency multiplier bit (Register 0x1D[2]) and the state of the
2× frequency divider bit (Register 0x33[6]).
With the device in normal mode, the input PLL feedback signal
and the signal delivered to the output PLL are the same. In this
mode, the user has three options to scale the frequency at the
output of the DCXO.
Unity (default). The crystal frequency is the same as fREF.
Frequency upconversion using the 2× multiplier: fREF is
twice the crystal frequency
Frequency downconversion using the 2× divider: fREF is
half the crystal frequency.
To select the upconversion option, set Register 0x1D[2] to 1. To
select the downconversion option, set Register 0x33[6] to 1.
Note that setting Register 0x1D[2] to 1 renders Register 0x33[6]
ineffective (see Figure 20).
In all cases mentioned previously, the user must ensure that fREF
meets the required relationship relative to the crystal resonant
frequency. This is important because the narrow control range of
the DCXO requires close adherence to the required frequency
ratio (1/2, 1, or 2, depending on the selected option). Note, also,
that the frequency delivered to the output PLL is always the
same as fREF in normal mode.
When the device is in 19.44 MHz mode, the user must ensure
that fREF = 19.44 MHz. In 19.44 MHz mode, the configuration of
the input PLL is different from that of normal mode. Specifically,
the feed-back signal and the signal delivered to the output PLL
are no longer the same. Instead, the device automatically configures
the feedback path to include the 2× frequency multiplier along
with a 5× divider coupled to a dedicated third-order SDM. The
device automatically sets the modulus of this SDM based on the
crystal frequency configured by Register 0x33[5:4]. This SDM also
has a built-in PRBS generator to randomize its output sequence.
Even though the device automatically configures the feedback
path in 19.44 MHz mode, the user can select the 2× multiplied or
2× divided output of the DCXO as the signal to the output PLL.
The 2× divider is in effect when Register 0x1D[2] = 0 (default).
The 2× multiplier is in effect when Register 0x1D[2] = 1. Note
that, unlike normal mode, the 19.44 MHz mode does not have
a unity option.
Using Register 0x1D[1] allows the user to bypass the entire input
PLL section. With the input PLL bypassed, the prescaled active
input reference signal (after synchronization) routes directly to the
PFD of the output PLL. However, even when the input PLL is
bypassed, the user must provide an external crystal so that the
DCXO is functional because the reference monitor and reference
synchronization blocks use the DCXO output as a clock source.
Output PLL
The output PLL consists of a phase-frequency detector (PFD),
a partially integrated analog loop filter (Figure 21), an integrated
voltage-controlled oscillator (VCO), and a feedback divider
with an optional third-order SDM that allows for fractional
divide ratios. The output PLL produces a nominal 3.7 GHz signal
that is phase-locked to the prescaled active input reference signal.
The PFD of the output PLL drives a charge pump that increases,
decreases, or holds constant the charge stored on the loop filter
capacitors (both internal and external). The stored charge results in
a voltage that sets the output frequency of the VCO. The feedback
loop of the PLL causes the VCO control voltage to vary in such
a way as to phase lock the PFD input signals.
17
EXTERNAL
LOOP FILTER
CAPACITOR
2.5k
1.25k
2.5k
105pF
15pF
20pF
FROM
CHARGE
PUMP
TO
VCO
07
80
5-
0
13
Figure 21. Internal Loop Filter
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V110A5H200B2 | CONVERTER MOD DC/DC 5V 200W |
| X9409WV24IT1 | IC XDCP QUAD 64-TAP 10K 24-TSSOP |
| VE-BT4-MV-S | CONVERTER MOD DC/DC 48V 150W |
| CS2100CP-CZZ | IC CLK MULT FRACTIONAL N 10MSOP |
| X9410WV24T1 | IC XDCP DUAL 64-TAP 10K 24-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9552 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Oscillator Frequency Upconverter |
| AD9552/PCBZ | 功能描述:BOARD EVALUATION FOR AD9552 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9552BCPZ | 功能描述:IC PLL CLOCK GEN LP 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| AD9552BCPZ | 制造商:Analog Devices 功能描述:IC PLL CLOCK GENERATOR 112.5MHZ LFCSP-32 |
| AD9552BCPZ-REEL7 | 功能描述:IC PLL CLOCK GEN LP 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。