參數(shù)資料
型號: AD9577BCPZ-RL
廠商: Analog Devices Inc
文件頁數(shù): 9/44頁
文件大?。?/td> 0K
描述: IC CLK GEN PLL DUAL 40LFCSP
標(biāo)準(zhǔn)包裝: 2,500
系列: PCI Express® (PCIe)
類型: 扇出緩沖器(分配),網(wǎng)絡(luò)時(shí)鐘發(fā)生器,多路復(fù)用器
PLL:
主要目的: 以太網(wǎng),PCI Express(PCIe),SONET/SDH
輸入: 時(shí)鐘,晶體
輸出: LVCMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:5
差分 - 輸入:輸出: 無/是
頻率 - 最大: 637.5MHz
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 40-WFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 40-LFCSP-WQ(6x6)
包裝: 帶卷 (TR)
Data Sheet
AD9577
Rev. 0 | Page 17 of 44
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
NOTES
1. THE EXPOSED PADDLE ON THIS PACKAGE IS AN ELECTRICAL CONNECTION
AS WELL AS A THERMAL ENHANCEMENT. FOR THE DEVICE TO FUNCTION
PROPERLY, THE PADDLE MUST BE ATTACHED TO GROUND (GND). IT IS
RECOMMENDED THAT A MINIMUM OF NINE VIAS BE USED TO CONNECT THE
PADDLE TO THE PRINTED CIRCUIT BOARD (PCB) GROUND PLANE.
PIN 1
INDICATOR
1
VSCA
2
VSI2C
3
REFOUT
4
VSREFOUT
5
VSX
6
REFCLK
7
XT2
8
XT1
9
REFSEL
10
VSCB
23 OUT3P
24 VSFB
25 VSM
26 SSCG
27 VSFA
28 OUT1N
29 OUT1P
30 VSOB1A
22 OUT3N
21 VSOB3B
11
T
ST
1B
12
T
ST
2B
13
L
D
O
15
G
N
D
17
O
U
T
2N
16
G
N
D
18
O
U
T
2P
19
VSO
B
2B
20
M
A
R
G
IN
14
VSVB
33
O
U
T
0N
34
O
U
T
0P
35
G
N
D
36
G
N
D
37
SC
L
38
VSV
A
39
T
ST
2A
40
M
A
X_
B
W
32
VSO
B
0A
31
SD
A
TOP VIEW
(Not to Scale)
AD9577
0
928
4-
00
5
Figure 5. Pin Configuration
Table 15. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VSCA
PLL1 Power Supply.
2
VSI2C
I2C Digital Power Supply.
3
REFOUT
CMOS Reference Output.
4
VSREFOUT
Reference Output Buffer Power Supply.
5
VSX
Crystal Oscillator and Input Reference Power Supply.
6
REFCLK
Reference Clock Input. Tie low when not in use.
7, 8
XT2, XT1
External 19.44 MHz to 27 MHz Crystal. Leave unconnected when not in use.
9
REFSEL
Logic Input. Use this pin to select the reference source. Internal 30 kΩ pull-up resistor.
10
VSCB
PLL2 Analog Power Supply.
11
TST1B
Test Pin. Connect this pin to Pin 13 (LDO).
12
TST2B
Test Pin. Connect this pin to Pin 13 (LDO).
13
LDO
This pin is for bypassing the PLL2 LDO to ground with a 220 nF capacitor.
14
VSVB
PLL2 VCO Power Supply.
15, 16, 35, 36
GND
Ground.
17
OUT2N
LVPECL/LVDS/CMOS Clock Output.
18
OUT2P
LVPECL/LVDS/CMOS Clock Output.
19
VSOB2B
Output Port OUT2 Power Supply.
20
MARGIN
Logic 1 sets the margining frequency on the clock output pins. Internal 30 kΩ pull-down resistor.
21
VSOB3B
Output Port OUT3 Power Supply.
22
OUT3N
LVPECL/LVDS/CMOS Clock Output.
23
OUT3P
LVPECL/LVDS/CMOS Clock Output.
24
VSFB
PLL2 Analog Power Supply.
25
VSM
PLL2 Digital Power Supply.
26
SSCG
Logic 1 enables spread spectrum operation of PLL2. Internal 30 kΩ pull-down resistor.
27
VSFA
PLL1 Analog Power Supply.
28
OUT1N
LVPECL/LVDS/CMOS Clock Output.
29
OUT1P
LVPECL/LVDS/CMOS Clock Output.
相關(guān)PDF資料
PDF描述
D38999/24FG11PA CONN RCPT 11POS JAM NUT W/PINS
VE-J5J-MW-B1 CONVERTER MOD DC/DC 36V 100W
VE-J4D-MX-F4 CONVERTER MOD DC/DC 85V 75W
LT8500IUHH#PBF IC PWM GENERATOR 56-QFN
VE-J4F-MX-F3 CONVERTER MOD DC/DC 72V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9577-EVALZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Clock Generator with Dual PLLs
AD9578BCPZ 功能描述:IC PLL CLOCK GEN 20MHZ 48LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 類型:* PLL:帶旁路 輸入:LVCMOS,LVDS,LVPECL,晶體 輸出:HCSL,LVCMOS,LVDS,LVPECL 電路數(shù):1 比率 - 輸入:輸出:2:5 差分 - 輸入:輸出:是/是 頻率 - 最大值:919MHz 分頻器/倍頻器:是/無 電壓 - 電源:2.375 V ~ 3.63 V 工作溫度:-25°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:48-LFCSP-VQ(7x7) 標(biāo)準(zhǔn)包裝:1
AD9578BCPZ-REEL7 功能描述:IC PLL CLOCK GEN 20MHZ 48LFCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶(CT) 零件狀態(tài):有效 類型:* PLL:帶旁路 輸入:LVCMOS,LVDS,LVPECL,晶體 輸出:HCSL,LVCMOS,LVDS,LVPECL 電路數(shù):1 比率 - 輸入:輸出:2:5 差分 - 輸入:輸出:是/是 頻率 - 最大值:919MHz 分頻器/倍頻器:是/無 電壓 - 電源:2.375 V ~ 3.63 V 工作溫度:-25°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:48-LFCSP-VQ(7x7) 標(biāo)準(zhǔn)包裝:1
AD95S08KAC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:THYRISTOR MODULE|DOUBLER|HALF-CNTLD|POSITIVE|15V V(RRM)|95A I(T)
AD95S08KAF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:THYRISTOR MODULE|DOUBLER|HALF-CNTLD|POSITIVE|15V V(RRM)|95A I(T)