參數(shù)資料
型號(hào): AD9640-125EBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 24/52頁(yè)
文件大?。?/td> 0K
描述: ADC 14BIT 125MSPS DUAL 64-LFCSP
設(shè)計(jì)資源: Interfacing ADL5534 to AD9640 High Speed ADC (CN0049)
AD9640 Eval Brd Family Gerber Files
AD9640 Eval Brd BOM
AD9640 Eval Brd Schematic
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 2
位數(shù): 14
采樣率(每秒): 125M
數(shù)據(jù)接口: 串行
輸入范圍: 2 Vpp
在以下條件下的電源(標(biāo)準(zhǔn)): 910mW @ 125MSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD9640
已供物品:
AD9640
Rev. B | Page 30 of 52
POWER DISSIPATION AND STANDBY MODE
As shown in Figure 63, the power dissipated by the AD9640
is proportional to its sample rate. In CMOS output mode,
the digital power dissipation is determined primarily by the
strength of the digital drivers and the load on each output bit.
The maximum DRVDD current (IDRVDD) can be calculated as
IDRVDD = VDRVDD × CLOAD × fCLK × N
where N is the number of output bits (30 in the case of the AD9640
with the FD bits disabled). This maximum current occurs when
every output bit switches on every clock cycle, that is, a full-
scale square wave at the Nyquist frequency of fCLK/2. In practice,
the DRVDD current is established by the average number of
output bits switching, which is determined by the sample rate
and the characteristics of the analog input signal.
Reducing the capacitive load presented to the output drivers can
minimize digital power consumption. The data in Figure 63 was
taken with the same operating conditions as the Typical
Performance Characteristics, with a 5 pF load on each output
driver.
0
150
125
1.25
0.75
1.0
0
0
654
7-
0
76
ENCODE FREQUENCY (MHz)
T
O
TA
L
P
O
WE
R
(
W
)
S
UP
P
L
Y
C
URRE
N
T
(
A)
0.5
0.25
0.5
0.4
0.3
0.2
0.1
0
25
50
75
100
IAVDD
TOTAL POWER
IDRVDD
IDVDD
Figure 63. AD9640-150 Power and Current vs. Clock Frequency
0
125
1.25
0.75
1.0
0
0
654
7-
0
75
ENCODE FREQUENCY (MHz)
T
O
TA
L
P
O
WE
R
(
W
)
S
UP
P
L
Y
CU
RRE
N
T
(
A)
0.5
0.25
0.5
0.4
0.3
0.2
0.1
0
25
50
75
100
IAVDD
TOTAL POWER
IDVDD
IDRVDD
Figure 64. AD9640-125 Power and Current vs. Clock Frequency
0
1
0
ENCODE FREQUENCY (MHz)
TOT
A
L
P
O
W
E
R
(W
)
0.75
0.25
0.5
25
50
75
100
06
54
7-
0
74
S
UP
P
L
Y
CURR
E
NT
(
A)
0.4
0.3
0.2
0.1
0
IAVDD
TOTAL POWER
IDRVDD
IDVDD
Figure 65. AD9640-105 Power and Current vs. Clock Frequency
08
0.75
0
0
654
7-
0
73
ENCODE FREQUENCY (MHz)
T
O
TA
L
P
O
WE
R
(
W
)
S
UP
P
L
Y
C
URRE
N
T
(
A)
0
0.5
0.25
0.3
0.2
0.1
0
20
40
60
IAVDD
TOTAL POWER
IDRVDD
IDVDD
Figure 66. AD9640-80 Power and Current vs. Clock Frequency
By asserting PDWN (either through the SPI port or by asserting
the PDWN pin high), the AD9640 is placed in power-down
mode. In this state, the ADC typically dissipates 2.5 mW.
During power-down, the output drivers are placed in a high
impedance state. Asserting the PDWN pin low returns the
AD9640 to its normal operational mode. Note that PDWN is
referenced to the digital supplies (DRVDD) and should not
exceed that supply voltage.
Low power dissipation in power-down mode is achieved by
shutting down the reference, reference buffer, biasing networks,
and clock. Internal capacitors are discharged when entering power-
down mode and then must be recharged when returning to normal
operation. As a result, wake-up time is related to the time spent
in power-down mode, and shorter power-down cycles result in
proportionally shorter wake-up times.
When using the SPI port interface, the user can place the ADC
in power-down mode or standby mode. Standby mode allows
the user to keep the internal reference circuitry powered when
faster wake-up times are required. See the Memory Map Register
Description section for more details.
相關(guān)PDF資料
PDF描述
RCC15DRAH CONN EDGECARD 30POS R/A .100 SLD
AD9640-105EBZ ADC 14BIT 105MSPS DUAL 64-LFCSP
1210-039M INDUCTOR RF .0039UH MOLDED SMD
RBC18DCMI CONN EDGECARD 36POS .100 WW
RCC17DCAI CONN EDGECARD 34POS R/A .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9640-150EBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 14Bit 150MspsDual 1.8V PB Free ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
AD9640-80EBZ 功能描述:ADC 14BIT 80MSPS DUAL 64-LFCSP RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
AD9640ABCPZ-105 功能描述:IC ADC 14BIT 105MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端,單極
AD9640ABCPZ-125 功能描述:IC ADC 14BIT 125MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端,單極
AD9640ABCPZ-150 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14Bit 150Msps Dual 1.8V PB Free ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: