I
參數(shù)資料
型號(hào)： AD9717BCPZ
廠商： Analog Devices Inc
文件頁數(shù)： 36/80頁
文件大?。?/td> 0K
描述： IC DAC DUAL 14BIT LO PWR 40LFCSP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝： 1
系列： TxDAC®
位數(shù)： 14
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 模擬和數(shù)字
功率耗散（最大）： 86mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 40-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 40-LFCSP-VQ（6x6）
包裝： 托盤
輸出數(shù)目和類型： 4 電流，單極
采樣率（每秒）： 125M
產(chǎn)品目錄頁面： 785 (CN2011-ZH PDF)
AD9714/AD9715/AD9716/AD9717
Rev. A | Page 41 of 80
3
2
1
0
D-FF
4
D-FF
OR
DCLKIO-INT
CLKIN-INT
DB[n:0]
(INPUT)
TO DAC CORE
IOUT
DE
L
AY
1
DELAY2
DE
L
AY
1
R
E
T
IM
E
R-
CL
K
IE
OE
DCLKIO
(INPUT/OUTPUT)
CLKIN
(INPUT)
07
26
5-
0
52
NOTES
D-FFs:
0: RISING OR FALLING EDGE
TRIGGERED FOR I OR Q DATA.
1, 2, 3, 4: RISING EDGE TRIGGERED.
RETIMER-CLK
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9714, 9 FOR THE AD9715, 11 FOR THE AD9716, AND 13 FOR THE AD9717.
Figure 94. Simplified Diagram of AD9714/AD9715/AD9716/AD9717 Timing
DIGITAL DATA LATCHING AND RETIMER BLOCK
The AD9714/AD9715/AD9716/AD9717 have two clock inputs,
DCLKIO and CLKIN. The CLKIN is the analog clock whose
jitter affects DAC performance, and the DCLKIO is a digital
clock from an FPGA that needs to have a fixed relationship with
the input data to ensure that the data is picked
up correctly by the flip-flops on the pads.
Figure 94 is a simplified diagram of the entire data capture
system in the AD9714/AD9715/AD9716/AD9717. The double
data rate input data (DB[n:0), where n is 7 for the AD9714, 9
for the AD9715, 11 for the AD9716, and 13 for the AD9717) is
latched at the pads/pins either on the rising edge or the falling edge
of the DCLKIO-INT clock, as determined by IRISING, Bit 4 of
SPI Address 0x02. Bit 5 of SPI Address 0x02, IFIRST, determines
which channel data is latched first (that is, I or Q). The captured
data is then retimed to the internal clock (CLKIN-INT) in the
retimer block before being sent to the final analog DAC core
(D-FF 4), which controls the current steering output switches. All
delay blocks depicted in Figure 94 are noninverting, and any wires
without an explicit delay block can be assumed to have no delay.
Only one channel is shown in Figure 94 with the data pads
(DB[n:0), where n is 7 for the AD9714, 9 for the AD9715, 11 for
the AD9716, and 13 for the AD9717) serving as double data
rate pads for both channels.
The default PINMD and SPI settings are IE = high (closed)
and OE = low (open). These settings are enabled when RESET/
PINMD (Pin 35) is held high. In this mode, the user has to supply
both DCLKIO and CLKIN. In PINMD, it is also recommended
that the DCLKIO and the CLKIN be in phase for proper func-
tioning of the DAC, which can easily be ensured by tying the
pins together on the PCB. If the user can access the SPI, setting
Bit 2 of SPI Address 0x02, DCI_EN, to logic low causes the
CLKIN to be used as the DCLKIO also.
Setting Bit 1 or Bit 0 of SPI Address 0x02, DCOSGL or DCODBL,
respectively, to logic high allows the user to obtain a DCLKIO
output from the CLKIN input for use in the user’s PCB system.
It is strongly recommended that DCI_EN = DCOSGL = high or
DCI_EN = DCODBL = high not be used even though the
device may appear to function correctly. Similarly, do not set
DCOSGL and DCODBL to logic high simultaneously.
Retimer
The AD9714/AD9715/AD9716/AD9717 have an internal data
retimer circuit that compares the CLKIN-INT and DCLKIO-INT
clocks and, depending on their phase relationship, selects a
retimer clock (RETIMER-CLK) to safely transfer data from
the DCLKIO used at the chip’s input interface to the CLKIN
used to clock the analog DAC cores (D-FF 4).
The retimer selects one of the three phases shown in Figure 95.
The retimer is controlled by the CLKMODE SPI bits, as shown
07
26
5-
04
2
1/2 PERIOD
1/4 PERIOD
1/2 PERIOD
DATA
CLOCK
RETIMER-CLKs
180°
90°
270°
Figure 95. RETIMER-CLK Phases
Note that, in most cases, more than one retimer phase works
and ,in such cases, the retimer arbitrarily picks one phase that
works. The retimer cannot pick the best or safest phase. If the
user has a working knowledge of the exact phase relationship
between DCLKIO and CLKIN (and thus DCLKIO-INT and
CLKIN-INT because the delay is approximately the same for
both clocks and equal to DELAY1), then the retimer can be
forced to this phase with CLKMODEN = 1, as described in
Table 15 and the following paragraphs.
相關(guān)PDF資料
PDF描述
JB1DB05PL5 CONN PLUG STR 5POS CRIMP PIN
JB1DB05PL2 CONN PLUG STR 5POS CRIMP PIN
JB1HB05SL2 CONN RCPT 5POS CRIMP SOCKET
LTC1654CGN#PBF IC D/A CONV 14BIT R-R DUAL16SSOP
VE-21Y-MW-F1 CONVERTER MOD DC/DC 3.3V 66W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9717BCPZ 制造商:Analog Devices 功能描述:IC DAC 14BIT 125MSPS LFCSP-40
AD9717BCPZRL7 功能描述:IC DAC DUAL 14BIT LO PWR 40LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
AD9717-DPG2-EBZ 功能描述:ADC 14BIT DUAL 40LFCSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9717-EBZ 制造商:Analog Devices 功能描述:DUAL 14B, LOW POWER D-A CONVERTER - Boxed Product (Development Kits)
AD9720BN 制造商:Rochester Electronics LLC 功能描述:10BIT 400MSPS DAC IC IC - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*