參數(shù)資料
型號： AD9772A-EBZ
廠商： Analog Devices Inc
文件頁數(shù)： 18/40頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9772A
產(chǎn)品培訓(xùn)模塊： DAC Architectures
標準包裝： 1
系列： TxDAC+®
DAC 的數(shù)量： 1
位數(shù)： 14
采樣率（每秒）： 160M
數(shù)據(jù)接口： 并聯(lián)
設(shè)置時間： 11ns
DAC 型： 電流
工作溫度： -40°C ~ 85°C
已供物品： 板
已用 IC / 零件： AD9772A
AD9772A
Rev. C | Page 25 of 40
AD9772A
CLK+
CLKVDD
CLK–
CLKCOM
0.1F
1k
ECL/PECL
0
22
53-
04
4
The power dissipation is directly proportional to the analog
supply current, IAVDD, and the digital supply current, IDVDD. IAVDD
is directly proportional to IOUTFS and is not sensitive to fDATA.
Conversely, IDVDD is dependent on both the digital input
waveform and fDATA. Figure 45 shows IDVDD as a function of full-
scale sine wave output ratios (fOUT/fDATA) for various update rates
with DVDD = 3.3 V. The supply current from CLKVDD and
PLLVDD is relatively insensitive to the digital input waveform
but directly proportional to the update rate, as shown in Figure 46.
Figure 44. Differential Clock Interface
RATIO (
fOUT/fDATA)
100
90
40
0
I DV
DD
(m
A
)
80
70
60
50
0.1
0.2
0.3
0.4
0.5
30
20
10
0
fDATA = 160MSPS
fDATA = 125MSPS
fDATA = 100MSPS
fDATA = 65MSPS
fDATA = 50MSPS
fDATA = 25MSPS
0
2
253
-045
The quality of the clock and data input signals is important in
achieving the optimum performance. The external clock driver
circuitry should provide the AD9772A with a low jitter clock
input, which meets the minimum/maximum logic levels while
providing fast edges. Although fast clock edges help minimize
jitter manifesting as phase noise on a reconstructed waveform,
the high gain-bandwidth product of the AD9772A differential
comparator can tolerate sine wave inputs as low as 0.5 V p-p,
with minimal degradation in its output noise floor.
Digital signal paths should be kept short, and run lengths
should match to avoid propagation delay mismatch. The
insertion of a low value resistor network (that is, 50 Ω to 200 Ω)
between the AD9772A digital inputs and driver outputs may be
helpful in reducing overshooting and ringing at the digital
inputs that contribute to data feedthrough.
Figure 45. IDVDD vs. Ratio @ DVDD = 3.3 V
fDATA (MSPS)
25
0
C
URRE
NT
(
m
A)
20
15
10
5
50
100
150
200
IPLLVDD
ICLKVDD
02
25
3
-04
6
SLEEP MODE OPERATION
The AD9772A has a sleep function that turns off the output current
and reduces the analog supply current to less than 6 mA over the
specified supply range of 3.1 V to 3.5 V. This mode can be activated
by applying a Logic Level 1 to the SLEEP pin. The AD9772A
takes less than 50 ns to power down and then approximately 15 μs
to power up.
POWER DISSIPATION
The power dissipation, PD, of the AD9772A is dependent on
several factors, including
The power supply voltages (AVDD, PLLVDD, CLKVDD,
and DVDD)
Figure 46. IPLLVDD and ICLKVDD vs. fDATA
The full-scale current output (IOUTFS)
The update rate (fDATA)
The reconstructed digital input waveform
相關(guān)PDF資料
PDF描述
ECE-V1VA101UP CAP ALUM 100UF 35V 20% SMD
94SVP107X0016F8 CAP ALUM 100UF 16V 20% SMD
MAX8586ETA+T IC USB SWITCH 1.2A 8-TDFN
AD9764-EBZ BOARD EVAL FOR AD9764
HCM11DSEH-S243 CONN EDGECARD 22POS .156 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9772AST 制造商:Rochester Electronics LLC 功能描述:14 BIT DAC W/2X INTERPOLA - Tape and Reel
AD9772EB 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter
AD9773 制造商:AD 制造商全稱:Analog Devices 功能描述:Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table
AD9773AST 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 160 MSPS 2】/4】/8】 Interpolating Dual TxDAC+ D/A Converter
AD9773BSV 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 12-bit 80-Pin TQFP EP 制造商:Rochester Electronics LLC 功能描述:12BIT 160 MSPS DUAL TXDAC+ D/A CONVERTER - Bulk 制造商:Analog Devices 功能描述:IC 12-BIT DAC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*