- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄16521 > AD9859/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9859 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9859/PCBZ |
| 廠(chǎng)商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 14/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9859 |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設(shè)計(jì)資源： | AD9859 Eval Brd BOM AD9859, AD9951-54 Eval Brd Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | AgileRF™ |
| 主要目的： | 計(jì)時(shí)，直接數(shù)字合成（DDS） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9859 |
| 主要屬性： | 10 位數(shù)模轉(zhuǎn)換器，32 位調(diào)節(jié)字寬 |
| 次要屬性： | 400MHz 圖形用戶(hù)界面 |
| 已供物品： | 板，軟件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD9859
Rev. A | Page 21 of 24
INSTRUCTION BYTE
The instruction byte contains the following information:
Table 7.
MSB
D6
D5
D4
D3
D2
D1
LSB
R/W
X
A4
A3
A2
A1
A0
R/W
SERIAL INTERFACE PORT PIN DESCRIPTION
—Bit 7 of the instruction byte determines whether a read
or write data transfer occurs after the instruction byte write.
Logic High indicates read operation. Logic 0 indicates a write
operation.
X, X—Bits 6 and 5 of the instruction byte are Don’t Cares.
A4, A3, A2, A1, A0—Bits 4, 3, 2, 1, 0 of the instruction byte
determine which register is accessed during the data transfer
portion of the communications cycle.
SCLK—Serial Clock. The serial clock pin is used to synchronize
data to and from the AD9859 and to run the internal state
machines. SCLK maximum frequency is 25 MHz.
CSB—Chip Select Bar. CSB is active low input that allows more
than one device on the same serial communications line. The
SDO and SDIO pins go to a high impedance state when this
input is high. If driven high during any communications cycle,
that cycle is suspended until CS
MSB/LSB TRANSFERS
is reactivated low. Chip select
can be tied low in systems that maintain control of SCLK.
SDIO—Serial Data I/O. Data is always written to the AD9859
on this pin. However, this pin can be used as a bidirectional
data line. Bit 9 of Register Address 0x00 controls the
configuration of this pin. The default is Logic 0, which
configures the SDIO pin as bidirectional.
SDO—Serial Data Out. Data is read from this pin for protocols
that use separate lines for transmitting and receiving data. In
the case where the AD9859 operates in a single bidirectional
I/O mode, this pin does not output data and is set to a high
impedance state.
IOSYNC—It synchronizes the I/O port state machines without
affecting the addressable register’s contents. An active high
input on the IOSYNC pin causes the current communication
cycle to abort. After IOSYNC returns low (Logic 0), another
communication cycle may begin, starting with the instruction
byte write.
The AD9859 serial port can support both most significant bit
(MSB) first or least significant bit (LSB) first data formats. This
functionality is controlled by the Control Register 0x00 <8> bit.
The default value of Control Register 0x00 <8> is low (MSB
first). When Control Register 0x00 <8> is set high, the AD9859
serial port is in LSB first format. The instruction byte must be
written in the format indicated by Control Register 0x00 <8>. If
the AD9859 is in LSB first mode, the instruction byte must be
written from least significant bit to most significant bit.
For MSB first operation, the serial port controller generates the
most significant byte (of the specified register) address first
followed by the next lesser significant byte addresses until the
I/O operation is complete. All data written to (read from) the
AD9859 must be (is) in MSB first order. If the LSB mode is
active, the serial port controller generates the least significant
byte address first followed by the next greater significant byte
addresses until the I/O operation is complete. All data written to
(read from) the AD9859 must be (is) in LSB first order.
Example Operation
To write the amplitude scale factor register in MSB first format,
apply an instruction byte of 0x02 [serial address is 00010(b)].
From this instruction, the internal controller knows to use the
first byte as the most significant byte. The first two bits are
recorded as the auto ramp rate speed control bits, and the next
six bits are the most significant bits of the amplitude scale
factor. The second byte is applied as the eight less significant
bits of the amplitude scale factor ASF<7:0>.
To write the amplitude scale factor register in LSB first format,
assuming the control register has already been set for LSB first
format, apply an instruction byte of 0x40. From this instruction,
the internal controller knows to use the first byte as the least
significant byte of the amplitude scale factor ASF<0:7>. The
second byte is split into the first six bits ASF<8:13> and the last
two provide the auto-ramp rate speed control bits ARRSC<0:1>.
Power-Down Functions of the AD9859
The AD9859 supports an externally controlled or hardware
power-down feature as well as the more common software
programmable power-down bits found in previous Analog Devices,
Inc., DDS products.
The software control power-down allows the DAC, PLL, input
clock circuitry, and digital logic to be individually powered
down via unique control bits (CFR1<7:4>). With the exception
of CFR1<6>, these bits are not active when the externally
controlled power-down pin (PWRDWNCTL) is high. External
power-down control is supported on the AD9859 via the
PWRDWNCTL input pin. When the PWRDWNCTL input pin
is high, the AD9859 enters a power-down mode based on the
CFR1<3> bit. When the PWRDWNCTL input pin is low, the
external power-down control is inactive.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J0X-EZ-S | CONVERTER MOD DC/DC 5.2V 25W |
| 2-5349573-0 | FOMM62.5 LEAD 2.5S ST/PC-ST/PC |
| HCM15DSEN-S243 | CONN EDGECARD 30POS .156 EYELET |
| AD9547/PCBZ | BOARD EVALUATION FOR AD9547 |
| UPA1E331MPD1TD | CAP ALUM 330UF 25V 20% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9859YSV | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 400MHz 1-DAC 10-Bit Serial 48-Pin TQFP EP 制造商:Analog Devices 功能描述:DDS 10BIT DAC 400MSPS SMD 9859 |
| AD9859YSV-REEL7 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9859YSVZ | 功能描述:IC DDS DAC 10BIT 400MSPS 48-TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9859YSVZ | 制造商:Analog Devices 功能描述:IC 400 MSPS DDS 制造商:Analog Devices 功能描述:IC, 400 MSPS DDS |
| AD9859YSVZ | 制造商:Analog Devices 功能描述:DIRECT DIGITAL SYNTHESIZER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。