- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11788 > AD9882AKSTZ-140 (Analog Devices Inc)IC INTERFACE/DVI 100MHZ 100LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9882AKSTZ-140 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/40頁 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE/DVI 100MHZ 100LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 應(yīng)用： | 視頻 |
| 接口： | 模擬，DVI |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
| 產(chǎn)品目錄頁面： | 788 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9882A
Rev. 0 | Page 23 of 40
2-WIRE SERIAL REGISTER MAP
The AD9882A is initialized and controlled by a set of registers that determines the operating modes. An external controller is employed
to write and read the control registers through the 2-wire serial interface port.
Table 12. Control Register Map
Hexadecimal
Address
Read and
Write or
Read Only
Bit
Default
Value
Register Name
Function
0x00
RO
7–0
Chip Revisions
An 8-bit register that represents the silicon level.
0x01
R/W
7–0
0110 1001
PLL Div MSB
This register is for Bits [11:4] of the PLL divider. Larger values
mean the PLL operates at a faster rate. This register should be
loaded first whenever a change is needed. (This will give the PLL
more time to lock.)1
0x02
R/W
7–4
1101 ****
PLL Div LSB
Bits [3:0] LSBs of the PLL divider word. Links to PLL MSB to make
a 12-bit register.1
0x03
R/W
7–6
01** ****
VCO Range
Selects VCO frequency range.
5–3
**00 1***
Charge Pump
Varies the current that drives the PLL loop filter.
0x04
R/W
7–3
1000 0***
Phase Adjust
ADC clock phase adjustment. Larger values mean more delay
(1 LSB = T/32).
0x05
R/W
7–0
0000 1000
Clamp Placement
Places the clamp signal an integer number of clock periods after
the trailing edge of Hsync.
0x06
R/W
7–0
0001 0100
Clamp Duration
Number of clock periods that the clamp signal is actively
clamping.
0x07
R/W
7–0
0010 0000
Hsync Output
Pulse Width
Sets the number of pixel clocks that HSOUT will remain active.
0x08
R/W
7–0
1000 0000
Red Gain
Controls the ADC input range (contrast) of the red channel.
Larger values give less contrast.
0x09
R/W
7–0
1000 0000
Green Gain
Controls the ADC input range (contrast) of the green channel.
Larger values give less contrast.
0x0A
R/W
7–0
1000 0000
Blue Gain
Controls the ADC input range (contrast) of the blue channel.
Larger values give less contrast.
0x0B
R/W
7–1
1000 000*
Red Offset
Controls the dc offset (brightness) of the red channel.
Larger values decrease brightness.
0x0C
R/W
7–1
1000 000*
Green Offset
Controls the dc offset (brightness) of the green channel.
Larger values decrease brightness.
0x0D
R/W
7–1
1000 000*
Blue Offset
Controls the dc offset (brightness) of the blue channel.
Larger values decrease brightness.
0x0E
R/W
7–0
0010 0000
Sync Separator
Threshold
Sets how many pixel clocks to count before toggling high or low.
This should be set to some number greater than the maximum
Hsync or equalization pulsewidth.
0x0F
R/W
7–3
0111 1***
Sync-on-Green
Threshold
Sets the voltage level of the sync-on-green slicer’s comparator.
2
**** *0**
Active Interface
Override
0 = No override.
1 = User overrides, interface set by 0x0F, Bit 1.
1
**** **0*
Active Interface
Select
0 = Analog interface active.
1 = Digital interface active.
This interface is selected only if Register 0x0F, Bit 2 is set to 1, or if
both interfaces are active.
0x10
R/W
7
0*** ****
Hsync Polarity
Override
0 = Polarity determined by chip.
1 = Polarity set by 0x10, Bit 6.
6
*1** ****
Input Hsync
Polarity
0 = Active low polarity.
1 = Active high polarity.
5
**0* ****
Output Hsync
Polarity
0 = Active high sync signal.
1 = Active low sync signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9985ABSTZ-110 | IC INTERFACE 8BIT 110MSPS 80LQFP |
| 556879-8 | CONN HOUSING PLUG 8 POS BLACK |
| AD9985AKSTZ-140 | IC INTERFACE 8BIT 140MSPS 80LQFP |
| AD9983AKSTZ-140 | IC DISPLAY 8BIT 140MSPS 80LQFP |
| 1445994-1 | CONN HOUSING 2POLE POWER BATTERY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9882KS-140 | 制造商:Analog Devices 功能描述:LOW COST DUAL INTERFACE - Bulk |
| AD9882KST-100 | 制造商:Rochester Electronics LLC 功能描述:LOW COST DUAL INTERFACE - Bulk |
| AD9882KST-140 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:LOW COST DUAL INTERFACE - Bulk 制造商:Analog Devices 功能描述:IC DUAL INTERFACE |
| AD9882KSTZ-100 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9882KSTZ-140 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。