- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11788 > AD9882AKSTZ-140 (Analog Devices Inc)IC INTERFACE/DVI 100MHZ 100LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9882AKSTZ-140 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTERFACE/DVI 100MHZ 100LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 應(yīng)用： | 視頻 |
| 接口： | 模擬，DVI |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
| 產(chǎn)品目錄頁面： | 788 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9882A
Rev. 0 | Page 33 of 40
change only when SCL is low. If SDA changes state while SCL is
high, the serial interface interprets that action as a start or stop
sequence.
The five components to serial bus operation are
Start signal
Slave address byte
Base register address byte
Data byte to read or write
Stop signal
When the serial interface is inactive (SCL and SDA are high),
communications are initiated by sending a start signal. The start
signal is a high-to-low transition on SDA while SCL is high.
This signal alerts all slaved devices that a data transfer sequence
is coming.
The first eight bits of data transferred after a start signal com-
prise a 7-bit slave address (the first seven bits) and a single R/W
bit (the eighth bit). The R/W bit indicates the direction of data
transfer: read from (1) or write to (0) the slave device. If the
transmitted slave address matches the address of the device
(set by the state of the SA input pin listed in Table 52), the
AD9882A acknowledges by bringing SDA low on the ninth
SCL pulse. If the addresses do not match, the AD9882A does
not acknowledge.
Table 52. Serial Port Addresses
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
A6
(MSB)
A5
A4
A3
A2
A1
A0
(LSB)
1
0
1
0
1
0
1
0
1
Data Transfer via Serial Interface
For each byte of data read or written, the MSB is the first bit of
the sequence. If the AD9882A does not acknowledge the master
device during a write sequence, the SDA remains high so the
master can gen-erate a stop signal. If the master device does not
acknowledge the AD9882A during a read sequence, the
AD9882A interprets this as end of data. The SDA remains
high so the master can generate a stop signal.
Writing data to specific control registers of the AD9882A
requires that the 8-bit address of the control register of interest
be written after the slave address has been established. This
control register address is the base address for subsequent write
operations. The base address autoincrements by one for each
byte of data written after the data byte intended for the base
address. If there are more bytes transferred than there are avail-
able addresses, the address does not increment and remains at
its maximum value of 0x1E. Any base address higher than 0x1E
does not produce an acknowledge signal.
Data is read from the control registers of the AD9882A in a
similar manner. Reading requires two data transfer operations:
The base address must be written with the R/W bit of the
slave address byte low to set up a sequential read operation.
Reading (the R/W bit of the slave address byte high) begins
at the previously established base address. The address of
the read register autoincrements after each byte is
transferred.
To terminate a read/write sequence to the AD9882A, a stop
signal must be sent. A stop signal comprises a low-to-high
transition of SDA while SCL is high. The timing for the
read/write is shown in Figure 18, and a typical byte transfer is
shown in Figure 19.
A repeated start signal occurs when the master device driving
the serial interface generates a start signal without first gener-
ating a stop signal to terminate the current communication.
This is used to change the mode of communication (read, write)
between the slave and master without releasing the serial
interface lines.
SDA
SCL
tDHO
tDSU
tSTASU
tSTAH
tBUFF
tDAL
tDAH
tSTOSU
05123-018
Figure 18. Serial Port Read/Write Timing
BIT 7
SDA
SCL
ACK
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
05123-019
Figure 19. Serial Interface, Typical Byte Transfer
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9985ABSTZ-110 | IC INTERFACE 8BIT 110MSPS 80LQFP |
| 556879-8 | CONN HOUSING PLUG 8 POS BLACK |
| AD9985AKSTZ-140 | IC INTERFACE 8BIT 140MSPS 80LQFP |
| AD9983AKSTZ-140 | IC DISPLAY 8BIT 140MSPS 80LQFP |
| 1445994-1 | CONN HOUSING 2POLE POWER BATTERY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9882KS-140 | 制造商:Analog Devices 功能描述:LOW COST DUAL INTERFACE - Bulk |
| AD9882KST-100 | 制造商:Rochester Electronics LLC 功能描述:LOW COST DUAL INTERFACE - Bulk |
| AD9882KST-140 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:LOW COST DUAL INTERFACE - Bulk 制造商:Analog Devices 功能描述:IC DUAL INTERFACE |
| AD9882KSTZ-100 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9882KSTZ-140 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。