- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16821 > AD9958/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9958 PDF資料下載
參數(shù)資料
| 型號： | AD9958/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD9958 |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設(shè)計資源： | Low Jitter Sampling Clock Generator for High Performance ADCs Using AD9958/9858 and AD9515 (CN0109) Phase Coherent FSK Modulator (CN0186) AD9958/59 Eval Brd Schematics AD9958/59 Eval Brd Gerber Files AD9958 Eval Brd BOM |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | AgileRF™ |
| 主要目的： | 計時，直接數(shù)字合成（DDS） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9958 |
| 主要屬性： | 10 位數(shù)模轉(zhuǎn)換器，32 位調(diào)節(jié)字寬 |
| 次要屬性： | 500MHz 2 通道圖形用戶界面 |
| 已供物品： | 板，線纜，軟件 |
| 產(chǎn)品目錄頁面： | 552 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | AD9958BCPZ-REEL7-ND - IC DDS DUAL 10BIT DAC 56LFCSP AD9958BCPZ-ND - IC DDS DUAL 500MSPS DAC 56LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9958
Data Sheet
Rev. B | Page 28 of 44
OUTPUT AMPLITUDE CONTROL MODE
The 10-bit scale factor (multiplier) controls the ramp-up and
ramp-down (RU/RD) time of an on/off emission from the DAC.
In burst transmissions of digital data, it reduces the adverse
spectral impact of abrupt bursts of data. The multiplier can
be bypassed by clearing the amplitude multiplier enable bit
(ACR[12] = 0).
Automatic and manual RU/RD modes are supported. The auto-
matic mode generates a zero-scale up to a full-scale (10 bits)
linear ramp at a rate determined by ACR (Register 0x06). The
start and direction of the ramp can be controlled by either the
profile pins or the SDIO_1/SDIO_2/SDIO_3 pins.
Manual mode allows the user to directly control the output
amplitude by manually writing to the amplitude scale factor
value in the ACR (Register 0x06). Manual mode is enabled by
setting ACR[12] = 1 and ACR[11] = 0.
Automatic RU/RD Mode Operation
Automatic RU/RD mode is active when both ACR[12] and
ACR[11] are set. When automatic RU/RD is enabled, the scale
factor is internally generated and applied to the multiplier input
port for scaling the output. The scale factor is the output of a 10-bit
counter that increments/decrements at a rate set by the 8-bit
output ramp rate register. The scale factor increments if the
external pin is high and decrements if the pin is low. The inter-
nally generated scale factor step size is controlled by ACR[15:14].
Table 21 describes the increment/decrement step size of the
internally generated scale factor per ACR[15:14].
Table 21. Increment/Decrement Step Size Assignments
Increment/Decrement Step Size
(ACR [15:14])
Size
00
1
01
2
10
4
11
8
A special feature of this mode is that the maximum output
amplitude allowed is limited by the contents of the amplitude
scale factor (ACR[9:0]). This allows the user to ramp to a value
less than full scale.
Ramp Rate Timer
The ramp rate timer is a loadable down counter that generates
the clock signal to the 10-bit counter that generates the internal
scale factor. The ramp rate timer is loaded with the value of
ACR[23:16] each time the counter reaches 1 (decimal). This load
and countdown operation continues for as long as the timer is
enabled unless the timer is forced to load before reaching a
count of 1.
If the load ARR at I/O_UPDATE bit (ACR[10]) is set, the ramp
rate timer is loaded at an I/O update, a change in profile input,
or upon reaching a value of 1. The ramp timer can be loaded
before reaching a count of 1 by three methods.
In the first method, the profile pins or the SDIO_1/
SDIO_2/SDIO_3 pins are changed. When the control
signal changes state, the ACR value is loaded into the ramp
rate timer, which then proceeds to count down as normal.
In the second method, the load ARR at I/O_UPDATE bit
(ACR[10]) is set, and an I/O update is issued.
The third method is to change from inactive automatic
RU/RD mode to active automatic RU/RD mode.
RU/RD Pin-to-Channel Assignment
When all four channels are in single-tone mode, the profile pins
are used for RU/RD operation.
When linear sweep and RU/RD are activated, the SDIO_1/
SDIO_2/SDIO_3 pins are used for RU/RD operation.
In modulation mode, refer to the Modulation Mode section for
pin assignments.
Table 22. Profile Pin Assignments for RU/RD Operation
Profile Pin
RU/RD Operation
P2
CH0
P3
CH1
Table 23. Channel Assignments of SDIO_1/SDIO_2/SDIO_3 Pins for RU/RD Operation
Linear Sweep and RU/RD Modes Enabled
Simultaneously
SDIO_1
SDIO_2
SDIO_3
Ramp-Up/Ramp-Down Control Signal Assignment
Enable for CH0
1
0
Ramp-up function for CH0
Enable for CH0
1
0
1
Ramp-down function for CH0
Enable for CH1
1
0
Ramp-up function for CH1
Enable for CH1
1
Ramp-down function for CH1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9957/PCBZ | BOARD EVAL AD9957 QUADRATURE MOD |
| GCA22DRMD-S288 | CONN EDGECARD 44POS .125 EXTEND |
| AD9959/PCBZ | BOARD EVALUATION FOR AD9959 |
| ECM12DTKT-S288 | CONN EDGECARD 24POS .156 EXTEND |
| ATWEBDVK-02RC | KIT DEV TCP/IP AT89C51RD2 REMOTE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9959 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4 Channel 500MSPS DDS with 10-bit DACs |
| AD9959/PCBZ | 功能描述:BOARD EVALUATION FOR AD9959 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9959/PCBZ | 制造商:Analog Devices 功能描述:AD9959, DDS, DAC, GUI, USB, EVALUATION B |
| AD9959/PCBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs |
| AD9959_08 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。