- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16821 > AD9958/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9958 PDF資料下載
參數(shù)資料
| 型號： | AD9958/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 36/44頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9958 |
| 產(chǎn)品培訓模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設計資源： | Low Jitter Sampling Clock Generator for High Performance ADCs Using AD9958/9858 and AD9515 (CN0109) Phase Coherent FSK Modulator (CN0186) AD9958/59 Eval Brd Schematics AD9958/59 Eval Brd Gerber Files AD9958 Eval Brd BOM |
| 標準包裝： | 1 |
| 系列： | AgileRF™ |
| 主要目的： | 計時，直接數(shù)字合成（DDS） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9958 |
| 主要屬性： | 10 位數(shù)模轉(zhuǎn)換器，32 位調(diào)節(jié)字寬 |
| 次要屬性： | 500MHz 2 通道圖形用戶界面 |
| 已供物品： | 板，線纜，軟件 |
| 產(chǎn)品目錄頁面： | 552 (CN2011-ZH PDF) |
| 相關產(chǎn)品： | AD9958BCPZ-REEL7-ND - IC DDS DUAL 10BIT DAC 56LFCSP AD9958BCPZ-ND - IC DDS DUAL 500MSPS DAC 56LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Data Sheet
AD9958
Rev. B | Page 41 of 44
DESCRIPTIONS FOR CHANNEL REGISTERS
Channel Function Register (CFR)—Address 0x03
Three bytes are assigned to this register.
Table 34. Bit Descriptions for CFR
Bit
Mnemonic
Description
23:22
Amplitude frequency
phase (AFP) select
Controls what type of modulation is to be performed for that channel. See the Modulation Mode section
for details.
21:16
Open
15
Linear sweep no-dwell
0 = the linear sweep no-dwell function is inactive (default).
1 = the linear sweep no-dwell function is active. If CFR[15] is active, the linear sweep no-dwell function is
activated. See the Linear Sweep Mode section for details. If CFR[14] is clear, this bit is don’t care.
14
Linear sweep enable
0 = the linear sweep capability is inactive (default).
1 = the linear sweep capability is enabled. When enabled, the delta frequency tuning word is applied to
the frequency accumulator at the programmed ramp rate.
13
Load SRR at
I/O_UPDATE
0 = the linear sweep ramp rate timer is loaded only upon timeout (timer = 1) and is not loaded because
of an I/O_UPDATE input signal (default).
1 = the linear sweep ramp rate timer is loaded upon timeout (timer = 1) or at the time of an I/O_UPDATE
input signal.
12:11
Open
10
Must be 0
Must be set to 0.
9:8
DAC full-scale current
control
11 = the DAC is at the largest LSB value (default).
See Table 5 for other settings.
7
Digital power-down
0 = the digital core is enabled for operation (default).
1 = the digital core is disabled and is in its lowest power dissipation state.
6
DAC power-down
0 = the DAC is enabled for operation (default).
1 = the DAC is disabled and is in its lowest power dissipation state.
5
Matched pipe delays
0 = matched pipe delay mode is inactive (default).
active
1 = matched pipe delay mode is active. See the Single-Tone Mode—Matched Pipeline Delay section for
details.
4
Autoclear sweep
accumulator
0 = the current state of the sweep accumulator is not impacted by receipt of an I/O_UPDATE signal
(default).
1 = the sweep accumulator is automatically and synchronously cleared for one cycle upon receipt of an
I/O_UPDATE signal.
3
Clear sweep
0 = the sweep accumulator functions as normal (default).
accumulator
1 = the sweep accumulator memory elements are asynchronously cleared.
2
Autoclear phase
accumulator
0 = the current state of the phase accumulator is not impacted by receipt of an I/O_UPDATE signal
(default).
1 = the phase accumulator is automatically and synchronously cleared for one cycle upon receipt of an
I/O_UPDATE signal.
1
Clear phase
0 = the phase accumulator functions as normal (default).
accumulator
1 = the phase accumulator memory elements are asynchronously cleared.
0
Sine wave output
0 = the angle-to-amplitude conversion logic employs a cosine function (default).
enable
1 = the angle-to-amplitude conversion logic employs a sine function.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9957/PCBZ | BOARD EVAL AD9957 QUADRATURE MOD |
| GCA22DRMD-S288 | CONN EDGECARD 44POS .125 EXTEND |
| AD9959/PCBZ | BOARD EVALUATION FOR AD9959 |
| ECM12DTKT-S288 | CONN EDGECARD 24POS .156 EXTEND |
| ATWEBDVK-02RC | KIT DEV TCP/IP AT89C51RD2 REMOTE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9959 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4 Channel 500MSPS DDS with 10-bit DACs |
| AD9959/PCBZ | 功能描述:BOARD EVALUATION FOR AD9959 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9959/PCBZ | 制造商:Analog Devices 功能描述:AD9959, DDS, DAC, GUI, USB, EVALUATION B |
| AD9959/PCBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs |
| AD9959_08 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs |
發(fā)布緊急采購，3分鐘左右您將得到回復。