- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10950 > ADAV801ASTZ (Analog Devices Inc)IC CODEC AUDIO R-DVD 3.3V 64LQFP PDF資料下載
參數(shù)資料
| 型號： | ADAV801ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC AUDIO R-DVD 3.3V 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 音頻編解碼器 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 數(shù)量： | 2 / 2 |
| 三角積分調(diào)變： | 無 |
| 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 102 / 101 |
| 電壓 - 電源，模擬： | 3 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
| 配用： | EVAL-ADAV801EBZ-ND - BOARD EVALUATION FOR ADAV801 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
ADAV801
Rev. A | Page 27 of 60
Table 15. Transmitter User Bit Buffer Size
TxBCONF0
Buffer Size
0
384 bits with Preamble Z as the start of the block.
1
768 bits with Preamble Z as the start of the block.
By using sticky bits and interrupts, the transmit buffers can
notify the host or microcontroller about their status. The sticky
bit, TxUBINT, is set when the transmit user bit buffer has been
updated and the second transmit user bit buffer is empty and
ready to accept new user bits. This bit is located in the interrupt
status register. When the host reads the interrupt status register,
this bit is cleared. Interrupts for the TxUBINT sticky bit can be
enabled by setting the TxUBINT Mask bit in the interrupt
status mask register
04
577
-02
9
S/PDIF 0
0...7
8...15
16...23
SECOND
BUFFER
0...7
8...15
16...23
USER-BIT
BUFFER
ADDRESS = 0x52
ADDRESS = 0x53
TRANSMITTER USER BIT
INDIRECT ADDRESS
REGISTER
TRANSMITTER USER BIT
DATA REGISTER
Figure 49. Transmitter User Bit Buffer
Autobuffering
The ADAV801 S/PDIF receiver and transmitter sections have
an autobuffering mode allowing the channel status and user bits
to be copied automatically from the receiver to the transmitter
without user intervention. The channel status and user bits
can be independently selected for autobuffering using the
Auto_CSBits and Auto_UBits bits, respectively, in the Auto-
buffer register. When the receiver and transmitter are running
at the same sample rate, the transmitted channel status and user
bits are the same as the received channel-status and user bits.
In many systems, however, it is likely that the receiver and
transmitter are not running at the same frequency. When the
transmitter sample rate is higher than receiver sample rate, the
channel status and user bit blocks are sometimes repeated.
When the transmitter sample rate is lower than the receiver
sample rate, the channel status and user bit blocks might be
dropped. Because the first five bytes of the channel status are
typically constant, they can be repeated or dropped with no
information loss. However, if the PRO bit in the channel status
is set and the local sample address code and time-of-day code
bytes contain information, these bytes might be repeated or
dropped, in which case information can be lost. It is up to the
user to determine how to handle this case.
When the user bits are transmitted according to the IEC 60958-3
format, the messages contained in the user bits can still be sent
without dropping or repeating messages. Because zero-stuffing
is allowed between IUs and messages, zeros can be added or
subtracted to preserve the messages. When the transmitter
sample rate is greater than the receiver sample rate, extra zeros
are stuffed between the messages. When the sample rate of the
transmitter is less than the sample rate of the receiver, the zeros
stuffed between the messages are subtracted. If there are not
enough zeros between the messages to be subtracted, the zeros
between IUs are subtracted as well. The Zero_Stuff_IU bit in
the Autobuffer register enables the adding or subtracting of
zeros between messages.
Interrupts
The ADAV801 provides interrupt bits to indicate the presence
of certain conditions that require attention. Reading the
interrupt status register (Register 0x1C) allows the user to
determine if any of the interrupts have been asserted. The bits
of the Interrupt Status register remain high, if set, until the
register is read. Two bits, SRCError and RxError, indicate
interrupt conditions in the sample rate converter and an S/PDIF
receiver error, respectively. Both these conditions require a read
of the appropriate error register (Register 0x1A and Register
0x18, respectively) to determine the exact cause of the interrupt.
Each interrupt in the interrupt status register has an associated
mask bit in the interrupt status mask register. The interrupt
mask bit must be set for the corresponding interrupt to be
generated. This feature allows the user to determine which
functions should be responded to.
The dual function pin ZEROL/INT can be set to indicate the
presence of no audio data on the left channel or the presence of
an interrupt set in the interrupt status register. As shown in
Table 16, the function of this pin is selected by the INTRPT bit
in DAC Control Register 4.
Table 16. ZEROL/INT Pin Functionality
INTRPT
Pin Functionality
0
Pin functions as a ZEROL flag pin.
1
Pin functions as an interrupt pin.
SERIAL DATA PORTS
The ADAV801 contains four flexible serial ports (SPORTs) to
allow data transfer to and from the codec. All four SPORTs are
independent and can be configured as master or slave ports. In
slave mode, the xLRCLK and xBCLK signals are inputs to the
serial ports. In master mode, the serial port generates the
xLRCLK and xBCLK signals. The master clock for the SPORT
can be selected from a number of sources, as shown in
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCIMX27LVOP4AR2 | IC LOW END I.MX27 404-MAPBGA |
| AD1938YSTZ | IC CODEC 24BIT 4ADC/8DAC 48LQFP |
| MC56F8335MFGE | IC DIGITAL SIGNAL CTLR 128-LQFP |
| MC9S12XHZ512CAG | IC MCU 16BIT 512 FLASH 144-LQFP |
| MC9S12C96MPBE | IC MCU 96K FLASH 4K RAM 52-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADAV801ASTZ-REEL | 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| ADAV802AST | 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk |
| ADAV802ASTZ | 制造商:Analog Devices 功能描述: |
| ADAV803 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Audio Codec for Recordable DVD |
| ADAV803AST | 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。