參數資料
型號: ADAV801ASTZ
廠商: Analog Devices Inc
文件頁數: 28/60頁
文件大?。?/td> 0K
描述: IC CODEC AUDIO R-DVD 3.3V 64LQFP
標準包裝: 1
類型: 音頻編解碼器
數據接口: 串行
分辨率(位): 24 b
ADC / DAC 數量: 2 / 2
三角積分調變:
動態(tài)范圍,標準 ADC / DAC (db): 102 / 101
電壓 - 電源,模擬: 3 V ~ 3.6 V
電壓 - 電源,數字: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應商設備封裝: 64-LQFP(10x10)
包裝: 托盤
配用: EVAL-ADAV801EBZ-ND - BOARD EVALUATION FOR ADAV801
ADAV801
Rev. A | Page 34 of 60
Group Delay and Mute—Address 0001000 (0x08)
Table 29. Group Delay and Mute Register Bit Map
7
6
5
4
3
2
1
0
MUTE_SRC
GRPDLY6
GRPDLY5
GRPDLY4
GRPDLY3
GRPDLY2
GRPDLY1
GRPDLY0
Table 30. Group Delay and Mute Register Bit Descriptions
Bit Name
Description
MUTE_SRC
Soft-mutes the output of the sample rate converter.
0 = No mute.
1 = Soft mute.
GRPDLY[6:0]
Adds delay to the sample rate converter FIR filter by GRPDLY[6:0] input samples.
0000000 = No delay.
0000001 = 1 sample delay.
0000010 = 2 sample delay.
1111110 = 126 sample delay.
1111111 = 127 sample delay.
Receiver Configuration 1—Address 0001001 (0x09)
Table 31. Receiver Configuration 1 Register Bit Map
7
6
5
4
3
2
1
0
NOCLOCK
RxCLK1
RxCLK0
AUTO_DEEMPH
ERR1
ERR0
LOCK1
LOCK0
Table 32. Receiver Configuration 1 Register Bit Descriptions
Bit Name
Description
NOCLOCK
Selects the source of the receiver clock when the PLL is not locked.
0 = Recovered PLL clock is used.
1 = ICLK1 is used.
RxCLK[1:0]
Determines the oversampling ratio of the recovered receiver clock.
00 = RxCLK is a 128 × fS recovered clock.
01 = RxCLK is a 256 × fS recovered clock.
10 = RxCLK is a 512 × fS recovered clock.
11 = Reserved.
AUTO_DEEMPH
Automatically de-emphasizes the data from the receiver based on the channel status information.
0 = Automatic de-emphasis is disabled.
1 = Automatic de-emphasis is enabled.
ERR[1:0]
Defines what action the receiver should take, if the receiver detects a parity or biphase error.
00 = No action is taken.
01 = Last valid sample is held.
10 = Invalid sample is replaced with zeros.
11 = Reserved.
LOCK[1:0]
Defines what action the receiver should take, if the PLL loses lock.
00 = No action is taken.
01 = Last valid sample is held.
10 = Zeros are sent out after the last valid sample.
11 = Soft-mute of the last valid audio sample.
相關PDF資料
PDF描述
MCIMX27LVOP4AR2 IC LOW END I.MX27 404-MAPBGA
AD1938YSTZ IC CODEC 24BIT 4ADC/8DAC 48LQFP
MC56F8335MFGE IC DIGITAL SIGNAL CTLR 128-LQFP
MC9S12XHZ512CAG IC MCU 16BIT 512 FLASH 144-LQFP
MC9S12C96MPBE IC MCU 96K FLASH 4K RAM 52-LQFP
相關代理商/技術參數
參數描述
ADAV801ASTZ-REEL 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數據接口:串行 分辨率(位):18 b ADC / DAC 數量:2 / 2 三角積分調變:是 S/N 比,標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍,標準 ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
ADAV802AST 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk
ADAV802ASTZ 制造商:Analog Devices 功能描述:
ADAV803 制造商:AD 制造商全稱:Analog Devices 功能描述:Audio Codec for Recordable DVD
ADAV803AST 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk