- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384089 > ADC1112D125HN (NXP Semiconductors N.V.) Dual 11-bit ADC; CMOS or LVDS DDR digital outputs PDF資料下載
參數(shù)資料
| 型號： | ADC1112D125HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 11-bit ADC; CMOS or LVDS DDR digital outputs |
| 封裝： | ADC1112D125HN/C1<SOT804-3|<<<1<Always Pb-free,;ADC1112D125HN/C1<SOT804-3|<<<1<Always Pb-free,; |
| 文件頁數(shù)： | 16/41頁 |
| 文件大?。?/td> | 565K |
| 代理商： | ADC1112D125HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
ADC1112D125
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 3 March 2011
16 of 41
NXP Semiconductors
ADC1112D125
Dual 11-bit ADC: CMOS or LVDS DDR digital outputs
11. Application information
11.1 Device control
The ADC1112D125 can be controlled via the Serial Peripheral Interface (SPI control
mode) or directly via the I/O pins (Pin control mode).
11.1.1
SPI and Pin control modes
The device enters Pin control mode at power-up and remains in this mode as long as pin
CS is held HIGH. In Pin control mode, the SPI pins SDIO, CS and SCLK are used as
static control pins.
SPI control mode is enabled by forcing pin CS LOW. Once SPI control mode has been
enabled, the device remains in this mode. The transition from Pin control mode to SPI
control mode is illustrated in
Figure 15
.
When the device enters SPI control mode, the output data standard and data format are
determined by the level on pin SDIO as soon as a transition is triggered by a falling edge
on CS.
11.1.2
Operating mode selection
The active ADC1112D125 operating mode (Power-up, Power-down or Sleep) can be
selected via the SPI interface (see
Table 21
) or by using pin CTRL in Pin control mode.
Table 10.
Pin CTRL
0
0.3V
DDA
0.6V
DDA
V
DDA
11.1.3
Selecting the output data standard
The output data standard (CMOS or LVDS DDR) can be selected via the SPI interface
(see
Table 24
) or by using pin ODS in Pin control mode. LVDS DDR is selected when
ODS is HIGH, otherwise CMOS is selected.
Fig 15. Control mode selection
R/W
SPI control mode
Pin control mode
Data format
offset binary
Data format
two's complement
LVDS DDR
SDIO/ODS
SCLK/DFS
W1
W0
A12
005aaa039
CMOS
CS
Operating mode selection via pin CTRL
Operating mode
Power-down
Sleep
Power-up
Power-up
Output high-Z
yes
yes
yes
no
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1115S125HN | Single 11-bit ADC 125 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| ADC1115S125HN | Single 11-bit ADC 125 Msps with Input Buffer CMOS or LVDS DDR digital outputs |
| ADC1206S040H | Single 12 bits ADC up to 40 Msps |
| ADC1206S040H | Single 12 bits ADC up to 40 Msps |
| ADC1206S055H | Single 12 bits ADC up to 55 Msps |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1112D125HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 2IN 125MSPS 66.2dB RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1112D125HN/C1+551 | 制造商:NXP Semiconductors 功能描述:Bulk 制造商:NXP Semiconductors 功能描述:0 |
| ADC1112D125HN-C1 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1112D125HN-C18 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。