- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378284 > ADC12281 (National Semiconductor Corporation) 12-Bit, 20 MSPS Single-Ended Input, Pipelined A/D Converter(12位20 MSPS單端輸入管線式A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | ADC12281 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 12-Bit, 20 MSPS Single-Ended Input, Pipelined A/D Converter(12位20 MSPS單端輸入管線式A/D轉(zhuǎn)換器) |
| 中文描述： | 12位，20 MSPS的單端輸入，流水線A / D轉(zhuǎn)換器（12位20 MSPS的單端輸入管線式的A / D轉(zhuǎn)換器） |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 322K |
| 代理商： | ADC12281 |
Functional Description
The ADC12881 is a monolithic CMOS analog-to-analog con-
verter capable of converting single-ended analog input sig-
nals into 12-bit digital words at 20 megasamples per second
(MSPS). This device utilizes a proprietary pipeline architec-
ture and algorithm to minimize die size and power dissipa-
tion. The ADC12281 uses self-calibration and digital error
correction to maintain accuracy and performance over tem-
perature and a single-ended to differential conversion circuit
to ease input interfacing while achieving differential input
performance.
The ADC12281 has an input signal sample-and-hold ampli-
fier and internal reference buffer. The analog input and the
reference voltage are converted to differential signals for in-
ternal use. Using differential signals in the analog conversion
core reduces crosstalk and noise pickup from the digital sec-
tion and power supply.
The pipeline conversion core has 15 sequential signal pro-
cessing stages. Each stage receives an analog signal from
the previous stage (called “residue”) and produces a 1-bit
digital output that is sent to the digital correction module. At
each stage the analog signal received from the previous
stage is compared to an internally-generated reference level.
It is then amplified by a factor of 2, and, depending on the
output of the comparator, the internal reference signal may
be subtracted from the amplifier output. This produces the
residue that is passed to the next stage.
The calibration module is activated at power-on or by user
request. During calibration the conversion core is put into a
special mode of operation in order to determine inherent er-
rors in the analog conversion blocks such as op amp offsets,
comparator offsets, capacitor mismatches, etc. The calibra-
tion procedure determines coefficients for each digital output
bit from the conversion core and stores these coefficients in
on-chip RAM. The digital correction module uses the coeffi-
cients in RAM to convert the raw data bits from the conver-
sion core into the 12-bit digital output code.
Applications Information
1.0 ANALOG INPUTS.
The analog inputs of the ADC12881
are the reference input (V
REF
) and the signal input (V
IN
).
1.1 Reference Input.
The V
REF
input must be driven from an
accurate, stable reference voltage source between 1.8V and
2.2V and bypassed to a clean, low-noise ground with a
monolithic ceramic capacitor (nominally 0.01 μF).
1.2 Analog Signal Input.
This analog input is a switch fol-
lowed by an integrator. The input capacitance changes with
the clock level, appearing as 10 pF when the clock is low,
and 15 pF when the clock is high. Since a dynamic capaci-
tance is more difficult to drive than is a fixed capacitance,
choose an amplifier that can drive this type of load. The
CLC409 has been found to be a good device to drive the
ADC12281. Do not drive the input beyond the supply rails.
The V
input must be driven with a low impedance signal
source that does not add any distortion to the input signal.
The ground reference for the V
input is the V
pin.
The V
pin should be connected to a clean point in the
analog ground plane. The ground return for the reference
voltage should enter the ground plane at the same point as
does the V
IN COM
pin.
To simplify the interface, the ADC12281 has an internal
single-ended to differential buffer. This permits performance
you would expect to see with a differential input while driving
the input with a single-ended signal.
To achieve maximum performance, you should be careful to
maintain short input and ground runs in lines carrying signal
current. The signal ground line, V
IN COM
and the reference
ground should all enter the analog ground plane at the same
point, as indicated in Figure 5
A
www.national.com
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1241BIJ | Self-Calibrating 12-Bit Plus Sign mP-Compatible A/D Converter with Sample-and-Hold |
| ADC1241 | Self-Calibrating 12-Bit Plus Sign μP-Compatible A/D Converter with Sample-and-Hold(可自行校對的12位μP兼容帶采樣和保持功能的A/D轉(zhuǎn)換器) |
| ADC1241CMJ | Self-Calibrating 12-Bit Plus Sign mP-Compatible A/D Converter with Sample-and-Hold |
| ADC1241CIJ | Self-Calibrating 12-Bit Plus Sign mP-Compatible A/D Converter with Sample-and-Hold |
| ADC12441 | Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold(可自行校對的12位帶采樣和保持功能的A/D轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC12281CIVT | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit, 20 MSPS Single-Ended Input, Pipelined A/D Converter |
| ADC12281EVAL | 功能描述:BOARD EVALUATION FOR ADC12281 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標準包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| ADC122S021 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:2 Channel, 1 MSPS 12-Bit A/D Converter |
| ADC122S021CIMM | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC122S021CIMM/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。