- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9159 > ADF4158CCPZ (Analog Devices Inc)IC FRACTION N FREQ SYNT 24LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADF4158CCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRACTION N FREQ SYNT 24LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 分?jǐn)?shù) N 合成器（RF） |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 6.1GHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 2.7 V ~ 3.3 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Data Sheet
ADF4158
Rev. G | Page 21 of 36
TEST REGISTER (R4) MAP
With Register R4 DB[2:0] set to [1, 0, 0], the on-chip test
register (R4) is programmed as shown in Figure 27.
LE SEL
In some applications, it is necessary to synchronize LE with
the reference signal. To do this, DB31 should be set to 1.
Synchronization is done internally on the part.
Σ-Δ Modulator Mode
To completely disable the Σ-Δ modulator, set Bits DB[30:26] to
0b01110, which puts the ADF4158 into integer-N mode, and
the channel spacing becomes equal to the PFD frequency. Both
the 12-bit MSB fractional value (Register R0, DB[14:3]) and the
13-bit LSB fractional value (Register R1, DB[27:15]) must be set
to 0. After writing to Register 4, Register 3 must be written to twice
to trigger a counter reset. (That is, write Register 3 with DB3 = 1,
and then write Register 3 with DB3 = 0.)
All features driven by the Σ-Δ modulator are disabled, such as
ramping, PSK, FSK, and phase adjust.
Disabling the Σ-Δ modulator also removes the fixed + (fPFD/226)
offset on the VCO output.
For normal operation, set these bits to 0b00000.
Reserved Bits
All reserved bits should be set to 0 for normal operation.
Negative Bleed Current
Setting Bits DB[24:23] to 11 turns on the constant negative
bleed current. This ensures that the charge pump operates out
of the dead zone. Thus, the phase noise is not degraded and the
level of spurs is lower. Enabling constant negative bleed current
is particularly important on channels close to multiple PFD
frequencies. Refer to the AN-1154 Application Note for more
information on the negative bleed current. When using negative
bleed current, readback to MUXOUT must be disabled.
Readback to MUXOUT
DB[22:21] enable or disable the readback to MUXOUT function.
This function allows reading back the synthesizer’s frequency at
the moment of interrupt. When using readback to MUXOUT,
negative bleed current must be off.
Clock Divider (DIV) Mode
Bits DB[20:19] are used to enable ramp divider mode or fast
lock divider mode. If neither is being used, set these bits to 0b00.
12-Bit CLK2 Divider Value
Bits DB[18:7] program the clock divider (the CLK2 timer) when
the part operates in ramp mode (see the Timeout Interval section).
The CLK2 timer also determines how long the loop remains in
wideband mode when fast lock mode is used (see the Fast Lock
Mode section).
DB31
12-BIT CLK2 DIVIDER VALUE
Σ- MODULATOR
MODE
R
ESER
VED
LE
S
E
L
RESERVED
CONTROL
BITS
DB30 DB29 DB28 DB27 DB26 DB25
DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
LS1
S5
S4
S3
S2
S1
0
R2R1C2C1
D12
D11 D10
D9D8D7
D6D5D4D3D2
D1
C3(1) C2(0) C1(0)
D12
D11
.......... D2
D1
CLOCK DIVIDER VALUE
0
.
1
0
.
1
0
1
.
0
1
0
1
0
1
.
0
1
0
1
0
1
2
3
.
4092
4093
4094
4095
..........
CK2 CK1 CLOCK DIVIDER MODE
00
CLOCK DIVIDER OFF
01
FAST-LOCK DIVIDER
10
RESERVED
1
RAMP DIVIDER
00
0
CLK
DIV
MODE
READ-
BACK
TO
MUXOUT
08
728
-11
5
DB24 DB23
NB2 NB1
NEG
BLEED
CURR-
ENT
R2
READBACK TO MUXOUT
0
DISABLED
1
ENABLED
R1
0
NB2
NEGATIVE BLEED CURRENT
0OFF
1
ON
NB1
0
1
LS1
LE SEL
0
1
S2
S3
S4
S5
S1
Σ- MODULATOR MODE
0
NORMAL OPERATION
1
0
00
1
010
DISABLED WHEN FRAC = 0
LE FROM PIN
LE SYNCH WITH REFIN
Figure 27. Test Register (R4) Map
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74VHC153MTC | MULTIPLEXER DUAL 4IN 16TSSOP |
| PI5C3257WE | IC QUAD 2:1 MUX/DEMUX 16-SOIC |
| SY100E222LTY | IC CLOCK GEN/BUFF LVPECL 52LQFP |
| FST16861MTDX | IC SWITCH BUS 20BIT TTL 48TSSOP |
| VE-B20-MY-F4 | CONVERTER MOD DC/DC 5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4158CCPZ | 制造商:Analog Devices 功能描述:PLL, FREQUENCY SYNTHESIZER, 6.1GHZ, LFCS |
| ADF4158CCPZ-RL7 | 功能描述:IC FRACTION N FREQ SYNT 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4158WCCPZ | 功能描述:IC FRAC-N FREQ SYNTH 24LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:分?jǐn)?shù) N 合成器（RF） PLL:是 輸入:CMOS，TTL 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/無 頻率 - 最大值:6.1GHz 分頻器/倍頻器:是/是 電壓 - 電源:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-WFQFN 裸露焊盤 供應(yīng)商器件封裝:24-LFCSP-WQ（4x4） 標(biāo)準(zhǔn)包裝:1 |
| ADF4158WCCPZ-RL7 | 功能描述:IC FRAC-N FREQ SYNTH 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4159 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Direct Modulation/Fast Waveform Generating, 13 GHz, Fractional-N Frequency Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。