參數(shù)資料
型號(hào)： ADF4351BCPZ-RL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 17/28頁(yè)
文件大?。?/td> 0K
描述： IC SYNTH PLL VCO 32LFCSP
標(biāo)準(zhǔn)包裝： 1,500
類型： 扇出配送，分?jǐn)?shù)-N，整數(shù)-N，時(shí)鐘/頻率合成器（RF）
PLL： 是
輸入： CMOS，TTL
輸出： 時(shí)鐘
電路數(shù)： 1
比率 - 輸入:輸出： 1:3
差分 - 輸入:輸出： 無(wú)/無(wú)
頻率 - 最大： 4.4GHz
除法器/乘法器： 是/是
電源電壓： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 32-LFCSP（5x5）
包裝： 帶卷 (TR)
ADF4351
Data Sheet
Rev. 0 | Page 24 of 28
SPUR CONSISTENCY AND FRACTIONAL SPUR
OPTIMIZATION
With dither off, the fractional spur pattern due to the quantiza-
tion noise of the Σ-Δ modulator also depends on the particular
phase word with which the modulator is seeded.
The phase word can be varied to optimize the fractional and
subfractional spur levels on any particular frequency. Thus, a
lookup table of phase values corresponding to each frequency
can be created for use when programming the ADF4351.
If a lookup table is not used, keep the phase word at a constant
value to ensure consistent spur levels on any particular frequency.
PHASE RESYNC
The output of a fractional-N PLL can settle to any one of the
MOD phase offsets with respect to the input reference, where
MOD is the fractional modulus. The phase resync feature of
the ADF4351 produces a consistent output phase offset with
respect to the input reference. This phase offset is necessary in
applications where the output phase and frequency are important,
such as digital beamforming. See the Phase Programmability
section to program a specific RF output phase when using
phase resync.
Phase resync is enabled by setting Bits[DB16:DB15] in
Register 3 to 10. When phase resync is enabled, an internal
timer generates sync signals at intervals of tSYNC given by the
following formula:
tSYNC = CLK_DIV_VALUE × MOD × tPFD
where:
CLK_DIV_VALUE is the decimal value programmed in
Bits[DB14:DB3] of Register 3. This value can be any integer
from 1 to 4095.
MOD is the modulus value programmed in Bits[DB14:DB3]
of Register 1 (R1).
tPFD is the PFD reference period.
When a new frequency is programmed, the second sync pulse
after the LE rising edge is used to resynchronize the output
phase to the reference. The tSYNC time must be programmed to
a value that is at least as long as the worst-case lock time. This
guarantees that the phase resync occurs after the last cycle slip
in the PLL settling transient.
In the example shown in Figure 33, the PFD reference is 25 MHz
and MOD = 125 for a 200 kHz channel spacing. tSYNC is set to
400 s by programming CLK_DIV_VALUE = 80.
LE
PHASE
FREQUENCY
SYNC
(INTERNAL)
–100
0
100
200
1000
300
400
500
600
700
800
900
TIME (s)
PLL SETTLES TO
CORRECT PHASE
AFTER RESYNC
tSYNC
LAST CYCLE SLIP
PLL SETTLES TO
INCORRECT PHASE
09800-
020
Figure 33. Phase Resync Example
Phase Programmability
The phase word in Register 1 controls the RF output phase. As
this word is swept from 0 to MOD, the RF output phase sweeps
over a 360° range in steps of 360°/MOD. In many applications,
it is advisable to disable VCO band selection by setting Bit DB28
in Register 1 (R1) to 1. This setting selects the phase adjust feature.
High PFD Frequencies
VCO band selection is required to ensure that the correct VCO
band is chosen for the relevant frequency. VCO band selection
can operate with PFD frequencies up to 45 MHz using the high
VCO band select mode (set Bit DB23 in Register 3 to 1).
For PFD frequencies higher than 45 MHz, it is recommended
that the user perform the following steps:
1. Program the desired VCO frequency with phase adjustment
disabled (set Bit DB28 in Register 1 to 0). Ensure that the
PFD frequency is less than 45 MHz.
2. After the correct frequency is achieved, enable phase adjust-
ment (set Bit DB28 in Register 1 to 1).
3. PFD frequencies higher than 32 MHz are permissible only
with integer-N applications; therefore, set the antibacklash
pulse width to 3 ns (set Bit DB22 in Register 3 to 1).
4. Using the desired PFD frequency, program the appropriate
values for the reference R and feedback N counters.
Using this procedure, the lowest rms in-band phase noise can
be achieved.
相關(guān)PDF資料
PDF描述
V24A24H300BF2 CONVERTER MOD DC/DC 24V 300W
M83723/95R10057 CONN PLUG 5POS STRAIGHT W/SCKT
V24A15H300BL CONVERTER MOD DC/DC 15V 300W
D38999/20JC4JN CONN RCPT 4POS WALL MNT W/SCKT
MS27474E16B6SD CONN RCPT 6POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4351BCPZ-U5 制造商:Analog Devices 功能描述:- Rail/Tube
ADF4351BCPZ-U6 制造商:Analog Devices 功能描述:WIDEBAND SYNTHESIZER WITH INTEGRATED VCO - Rail/Tube
ADF4355-2BCPZ 功能描述:IC INTEGRATED SYNTH/VCO 32LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 類型:* PLL:是 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大值:4.4GHz 分頻器/倍頻器:是/是 電壓 - 電源:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:1
ADF4355-2BCPZ-RL7 功能描述:IC INTEGRATED SYNTH/VCO 32LFCSP 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:* PLL:是 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大值:4.4GHz 分頻器/倍頻器:是/是 電壓 - 電源:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:24-LFCSP-WQ（4x4） 標(biāo)準(zhǔn)包裝:1,500
ADF4355-3BCPZ 功能描述:IC INTEGRATED SYNTH/VCO 32LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 類型:* PLL:是 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1：3 差分 - 輸入:輸出:是/是 頻率 - 最大值:6.6GHz 分頻器/倍頻器:是/是 電壓 - 電源:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*