- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19376 > ADSP-21061LKB-160 (Analog Devices Inc)IC DSP CONTROLLER 32BIT 225BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-21061LKB-160 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 30/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 32BIT 225BGA |
| 產(chǎn)品培訓(xùn)模塊： | SHARC Processor Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點(diǎn) |
| 接口： | 同步串行端口（SSP） |
| 時(shí)鐘速率： | 40MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 128kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 3.30V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 225-BBGA |
| 供應(yīng)商設(shè)備封裝： | 225-PBGA |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Rev. D | Page 36 of 52 | May 2013
DMA Handshake
These specifications describe the three DMA handshake modes.
In all three modes, DMARx is used to initiate transfers. For
Handshake mode, DMAGx controls the latching or enabling of
data externally. For External Handshake mode, the data transfer
is controlled by the ADDR31–0, RD, WR, SW, PAGE, MS3–0,
ACK, and DMAGx signals. For Paced Master mode, the data
transfer is controlled by ADDR31–0, RD, WR, MS3–0, and
ACK (not DMAG). For Paced Master mode, the Memory Read-
Bus Master, Memory Write-Bus Master, and Synchronous
Read/Write-Bus Master timing specifications for ADDR31–0,
RD, WR, MS3–0, SW, PAGE, DATA47–0, and ACK also apply.
Table 20. DMA Handshake
5 V and 3.3 V
Unit
Parameter
Min
Max
Timing Requirements
tSDRLC
DMARx Low Setup Before CLKIN1
5ns
tSDRHC
DMARx High Setup Before CLKIN1
5ns
tWDR
DMARx Width Low (Nonsynchronous)
6
ns
tSDATDGL
Data Setup After DMAGx Low2
10 + 5DT/8
ns
tHDATIDG
Data Hold After DMAGx High
2
ns
tDATDRH
Data Valid After DMARx High2
16 + 7DT/8
ns
tDMARLL
DMARx Low Edge to Low Edge3
23 + 7DT/8
ns
tDMARH
DMARx Width High
6
ns
Switching Characteristics
tDDGL
DMAGx Low Delay After CLKIN
9 + DT/4
15 + DT/4
ns
tWDGH
DMAGx High Width
6 + 3DT/8
ns
tWDGL
DMAGx Low Width
12 + 5DT/8
ns
tHDGC
DMAGx High Delay After CLKIN
–2 – DT/8
6 – DT/8
ns
tVDATDGH
Data Valid Before DMAGx High4
8 + 9DT/16
ns
tDATRDGH
Data Disable After DMAGx High5
07
ns
tDGWRL
WR Low Before DMAGx Low
0
2
ns
tDGWRH
DMAGx Low Before WR High
10 + 5DT/8 +W
ns
tDGWRR
WR High Before DMAGx High
1 + DT/16
3 + DT/16
ns
tDGRDL
RD Low Before DMAGx Low
0
2
ns
tDRDGH
RD Low Before DMAGx High
11 + 9DT/16 + W
ns
tDGRDR
RD High Before DMAGx High
0
3
ns
tDGWR
DMAGx High to WR, RD, DMAGx Low
5 + 3DT/8 + HI
ns
tDADGH
Address/Select Valid to DMAGx High
17 + DT
ns
tDDGHA
Address/Select Hold after DMAGx High6
–0.5
ns
W = (number of wait states specified in WAIT register) tCK.
HI = tCK (if data bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
1 Only required for recognition in the current cycle.
2 t
SDATDGL is the data setup requirement if DMARx is not being used to hold off completion of a write. Otherwise, if DMARx low holds off completion of the write, the data can
be driven tDATDRH after DMARx is brought high.
3 For the ADSP-21061L (3.3 V), this specification is 23.5 + 7DT/8 ns min.
4 t
VDATDGH is valid if DMARx is not being used to hold off completion of a read. If DMARx is used to prolong the read, then tVDATDGH =tCK – .25tCCLK –8 +(n×tCK) where n equals
the number of extra cycles that the access is prolonged.
5 See Example System Hold Time Calculation on Page 43 for calculation of hold times given capacitive and dc loads.
6 For the ADSP-21061L (3.3 V), this specification is –1.0 ns min.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GBM10DTKT-S288 | CONN EDGECARD 20POS .156 EXTEND |
| HWS300-5 | PWR SUP IND 5V 60A SNG OUTPUT |
| VI-B2Y-CX-F4 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-B2Y-CX-F1 | CONVERTER MOD DC/DC 3.3V 49.5W |
| TAJY107M016RNJ | CAP TANT 100UF 16V 20% 2917 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21061LKB-176 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer Family |
| ADSP-21061LKBZ-160 | 功能描述:IC DSP CONTROLLER 32BIT 225-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP21061LKS160 | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 40MHz 40MIPS 240-Pin MQFP Tray |
| ADSP-21061LKS-160 | 制造商:Rochester Electronics LLC 功能描述:ADSP-21061 1MBIT,40MHZ, 3V SHARC - Bulk 制造商:Analog Devices 功能描述:IC SHARC DSP 40MHZ 21061 MQFP240 |
| ADSP-21061LKS-176 | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 44MHz 44MIPS 240-Pin MQFP Tray 制造商:Rochester Electronics LLC 功能描述:ADSP-21061L 44HZ, 3V SHARC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。