參數(shù)資料
型號: ADSP-21065LCSZ-240
廠商: Analog Devices Inc
文件頁數(shù): 13/44頁
文件大?。?/td> 0K
描述: IC DSP CONTROLLER 32BIT 208-MQFP
產(chǎn)品培訓(xùn)模塊: SHARC Processor Overview
標準包裝: 1
系列: SHARC®
類型: 浮點
接口: 主機接口,串行端口
時鐘速率: 60MHz
非易失內(nèi)存: 外部
芯片上RAM: 64kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-MQFP(28x28)
包裝: 托盤
其它名稱: ADS-P21065LCSZ240
ADS-P21065LCSZ240-ND
REV. C
ADSP-21065L
–20–
Synchronous Read/Write—Bus Slave
Use these specifications for ADSP-21065L bus master accesses of a slave’s IOP registers or internal memory (in multiprocessor
memory space). The bus master must meet these (bus slave) timing requirements.
Parameter
Min
Max
Unit
Timing Requirements:
tSADRI
Address,
SW Setup Before CLKIN
24.5 + 25 DT
ns
tHADRI
Address,
SW Hold Before CLKIN
4.0 + 8 DT
ns
tSRWLI
RD/WR Low Setup Before CLKIN1
21.0 + 21 DT
ns
tHRWLI
RD/WR Low Hold After CLKIN
–2.50 – 5 DT
7.5 + 7 DT
ns
tRWHPI
RD/WR Pulse High
2.5
ns
tSDATWH
Data Setup Before
WR High
4.5
ns
tHDATWH
Data Hold After
WR High
0.0
ns
Switching Characteristics:
tSDDATO
Data Delay After CLKIN
31.75 + 21 DT
ns
tDATTR
Data Disable After CLKIN
2
1.0 – 2 DT
7.0 – 2 DT
ns
tDACK
ACK Delay After CLKIN
29.5 + 20 DT
ns
tACKTR
ACK Disable After CLKIN
2
1.0 – 2 DT
6.0 – 2 DT
ns
NOTES
1t
SRWLI is specified when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register ) is disabled; when MMSWS is enabled, tSRWLI (min) = 17.5 + 18 DT.
2See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.
For two ADSP-21065Ls to communicate synchronously as master and slave, certain master and slave specification combinations
must be satisfied. Do not compare specification values directly to calculate master/slave clock skew margins for those specifications
listed below. The following table shows the appropriate clock skew margin.
Table IV. Bus Master to Slave Skew Margins
Master Specification
Slave Specification
Skew Margin
tSSDATI
tSDDATO
tCK = 33.3 ns
+ 2.25 ns
tCK = 30.0 ns
+ 1.50 ns
tSACKC
tDACK
tCK = 33.3 ns
+ 3.00 ns
tCK = 30.0 ns
+ 2.25 ns
tDADRO
tSADRI
tCK = 33.3 ns
N/A
tCK = 30.0 ns
+ 2.75 ns
tDRWL (Max)
tSRWLI
tCK = 33.3 ns
+ 1.50 ns
tCK = 30.0 ns
+ 1.25 ns
tDRDO (Max)
tHRWLI (Max)
tCK = 33.3 ns
N/A
tCK = 30.0 ns
3.00 ns
tDWRO (Max)
tHRWLI (Max)
tCK = 33.3 ns
N/A
tCK = 30.0 ns
3.75 ns
相關(guān)PDF資料
PDF描述
TAP225M050CRW CAP TANT 2.2UF 50V 20% RADIAL
VE-B1J-CX-B1 CONVERTER MOD DC/DC 36V 75W
GEC08DRTH-S13 CONN EDGECARD 16POS .100 EXTEND
ADSP-21065LKSZ-264 IC DSP CONTROLL 544KBIT 208-MQFP
GEC06DRES-S13 CONN EDGECARD 12POS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21065LKCA-240 功能描述:IC DSP CTLR 32BIT 196CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21065LKCA-264 功能描述:IC DSP CTLR 32BIT 196CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21065LKCAZ240 功能描述:IC DSP CTLR 32BIT 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21065LKCAZ-240 制造商:Analog Devices 功能描述:DSP SEMICONDUCTOR ((NS))
ADSP-21065LKCAZ240 制造商:Analog Devices 功能描述:IC 32-BIT DSP