C
參數(shù)資料
型號： ADSP-2181KSTZ-160
廠商： Analog Devices Inc
文件頁數(shù)： 19/32頁
文件大?。?/td> 0K
描述： IC DSP CONTROLLER 16BIT 128TQFP
產(chǎn)品變化通告： Mold Change 11/Jul/2012
標(biāo)準(zhǔn)包裝： 1
系列： ADSP-21xx
類型： 定點(diǎn)
接口： 同步串行端口（SSP）
時(shí)鐘速率： 40MHz
非易失內(nèi)存： 外部
芯片上RAM： 80kB
電壓 - 輸入/輸出： 5.00V
電壓 - 核心： 5.00V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 128-LQFP
供應(yīng)商設(shè)備封裝： 128-TQFP（14x20）
包裝： 托盤
REV. D
ADSP-2181
–26–
CAPACITIVE LOADING
Figures 22 and 23 show the capacitive loading characteristics of
the ADSP-2181.
CL – pF
RISE
TIME
(0.4V
–
2.4V
)–
ns
0
50
100
150
200
250
25
15
10
5
0
20
Figure 22. Range of Output Rise Time vs. Load Capaci-
tance, CL (at Maximum Ambient Operating Temperature)
CL – pF
14
0
VALID
OUTPUT
DELAY
OR
HOLD
–
ns
50
100
150
250
200
12
4
2
–2
10
8
16
6
–4
0
Figure 23. Range of Output Valid Delay or Hold vs. Load
Capacitance, CL (at Maximum Ambient Operating
Temperature)
TEST CONDITIONS
Output Disable Time
Output pins are considered to be disabled when they have
stopped driving and started a transition from the measured
output high or low voltage to a high impedance state. The out-
put disable time (tDIS) is the difference of tMEASURED and tDECAY,
as shown in the Output Enable/Disable diagram. The time is the
interval from when a reference signal reaches a high or low volt-
age level to when the output voltages have changed by 0.5 V
from the measured output high or low voltage. The decay time,
tDECAY, is dependent on the capacitive load, CL, and the current
load, iL, on the output pin. It can be approximated by the fol-
lowing equation:
tDECAY =
CL × 0.5V
iL
from which
t
DIS = t MEASURED – tDECAY
is calculated. If multiple pins (such as the data bus) are dis-
abled, the measurement value is that of the last pin to stop
driving.
1.5V
INPUT
OR
OUTPUT
1.5V
Figure 24. Voltage Reference Levels for AC Measure-
ments (Except Output Enable/Disable)
Output Enable Time
Output pins are considered to be enabled when they have made
a transition from a high-impedance state to when they start
driving. The output enable time (tENA) is the interval from when
a reference signal reaches a high or low voltage level to when
the output has reached a specified high or low trip point, as
shown in the Output Enable/Disable diagram. If multiple pins
(such as the data bus) are enabled, the measurement value is
that of the first pin to start driving.
2.0V
1.0V
tENA
REFERENCE
SIGNAL
OUTPUT
tDECAY
VOH
(MEASURED)
OUTPUT STOPS
DRIVING
OUTPUT STARTS
DRIVING
tDIS
tMEASURED
VOL
(MEASURED)
VOH (MEASURED) – 0.5V
VOL (MEASURED) +0.5V
HIGH-IMPEDANCE STATE. TEST CONDITIONS CAUSE
THIS VOLTAGE LEVEL TO BE APPROXIMATELY 1.5V.
VOH
(MEASURED)
VOL
(MEASURED)
Figure 25. Output Enable/Disable
TO
OUTPUT
PIN
50pF
+1.5V
IOH
IOL
Figure 26. Equivalent Device Loading for AC Measure-
ments (Including All Fixtures)
相關(guān)PDF資料
PDF描述
VE-21R-CY-F1 CONVERTER MOD DC/DC 7.5V 50W
RMA40DTKD CONN EDGECARD 80POS DIP .125 SLD
ADSP-21489BSWZ-4A IC CCD SIGNAL PROCESSOR 100LQFP
MEV3S0505SC CONV DC/DC 3W 5V IN 5V OUT SIP
ADSP-21992BSTZ IC DSP CONTROLLER 16BIT 176LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2181KSZ-133 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:MICROCOMPUTER 16BIT 33MIPS SMD
ADSP-2181KSZ-133 制造商:Analog Devices 功能描述:Digital Signal Processor IC
ADSP2181KSZ160 制造商:Analog Devices 功能描述:ADSP2181KSZ160
ADSP-2181KSZ-160 功能描述:IC DSP CONTROLLER 16BIT 128-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-2181KSZ-160 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*