- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19468 > ADSP-2181KSTZ-160 (Analog Devices Inc)IC DSP CONTROLLER 16BIT 128TQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-2181KSTZ-160 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 31/32頁 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLLER 16BIT 128TQFP |
| 產(chǎn)品變化通告： | Mold Change 11/Jul/2012 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ADSP-21xx |
| 類型： | 定點 |
| 接口： | 同步串行端口（SSP） |
| 時鐘速率： | 40MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 80kB |
| 電壓 - 輸入/輸出： | 5.00V |
| 電壓 - 核心： | 5.00V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-TQFP（14x20） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁
REV. D
ADSP-2181
–8–
The
CMS pin functions like the other memory select signals,
with the same timing and bus request logic. A 1 in the enable bit
causes the assertion of the
CMS signal at the same time as the
selected memory select signal. All enable bits, except the
BMS
bit, default to 1 at reset.
Byte Memory
The byte memory space is a bidirectional, 8-bit-wide, external
memory space used to store programs and data. Byte memory is
accessed using the BDMA feature. The byte memory space
consists of 256 pages, each of which is 16K
× 8.
The byte memory space on the ADSP-2181 supports read and
write operations as well as four different data formats. The byte
memory uses data bits 15:8 for data. The byte memory uses
data bits 23:16 and address bits 13:0 to create a 22-bit address.
This allows up to a 4 meg
× 8 (32 megabit) ROM or RAM to be
used without glue logic. All byte memory accesses are timed by
the BMWAIT register.
Byte Memory DMA (BDMA)
The Byte memory DMA controller allows loading and storing of
program instructions and data using the byte memory space.
The BDMA circuit is able to access the byte memory space
while the processor is operating normally, and steals only one
DSP cycle per 8-, 16- or 24-bit word transferred.
The BDMA circuit supports four different data formats which
are selected by the BTYPE register field. The appropriate num-
ber of 8-bit accesses are done from the byte memory space to
build the word size selected. Table V shows the data formats
supported by the BDMA circuit.
Table V.
Internal
BTYPE
Memory Space
Word Size
Alignment
00
Program Memory
24
Full Word
01
Data Memory
16
Full Word
10
Data Memory
8
MSBs
11
Data Memory
8
LSBs
Unused bits in the 8-bit data memory formats are filled with 0s.
The BIAD register field is used to specify the starting address
for the on-chip memory involved with the transfer. The 14-bit
BEAD register specifies the starting address for the external byte
memory space. The 8-bit BMPAGE register specifies the start-
ing page for the external byte memory space. The BDIR register
field selects the direction of the transfer. Finally the 14-bit
BWCOUNT register specifies the number of DSP words to
transfer and initiates the BDMA circuit transfers.
BDMA accesses can cross page boundaries during sequential
addressing. A BDMA interrupt is generated on the completion
of the number of transfers specified by the BWCOUNT register.
The BWCOUNT register is updated after each transfer so it can
be used to check the status of the transfers. When it reaches
zero, the transfers have finished and a BDMA interrupt is gener-
ated. The BMPAGE and BEAD registers must not be accessed
by the DSP during BDMA operations.
The source or destination of a BDMA transfer will always be
on-chip program or data memory, regardless of the values of
MMAP, PMOVLAY or DMOVLAY.
There are 16,352 words of memory accessible internally when
the DMOVLAY register is set to 0. When DMOVLAY is set to
something other than 0, external accesses occur at addresses
0x0000 through 0x1FFF. The external address is generated as
shown in Table III.
Table III.
DMOVLAY
Memory
A13
A12:0
0
Internal
Not Applicable
1
External
0
13 LSBs of Address
Overlay 1
Between 0x0000
and 0x1FFF
2
External
1
13 LSBs of Address
Overlay 2
Between 0x0000
and 0x1FFF
This organization allows for two external 8K overlays using only
the normal 14 address bits.
All internal accesses complete in one cycle. Accesses to external
memory are timed using the wait states specified by the DWAIT
register.
I/O Space
The ADSP-2181 supports an additional external memory space
called I/O space. This space is designed to support simple con-
nections to peripherals or to bus interface ASIC data registers.
I/O space supports 2048 locations. The lower eleven bits of the
external address bus are used; the upper three bits are unde-
fined. Two instructions were added to the core ADSP-2100
Family instruction set to read from and write to I/O memory
space. The I/O space also has four dedicated 3-bit wait state
registers, IOWAIT0-3, which specify up to seven wait states to
be automatically generated for each of four regions. The wait
states act on address ranges as shown in Table IV.
Table IV.
Address Range
Wait State Register
0x000–0x1FF
IOWAIT0
0x200–0x3FF
IOWAIT1
0x400–0x5FF
IOWAIT2
0x600–0x7FF
IOWAIT3
Composite Memory Select (
CMS)
The ADSP-2181 has a programmable memory select signal that
is useful for generating memory select signals for memories
mapped to more than one space. The
CMS signal is generated
to have the same timing as each of the individual memory select
signals (
PMS, DMS, BMS, IOMS) but can combine their
functionality.
When set, each bit in the CMSSEL register, causes the
CMS
signal to be asserted when the selected memory select is as-
serted. For example, to use a 32K word memory to act as both
program and data memory, set the PMS and DMS bits in the
CMSSEL register and use the
CMS pin to drive the chip select
of the memory; use either
DMS or PMS as the additional
address bit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-21R-CY-F1 | CONVERTER MOD DC/DC 7.5V 50W |
| RMA40DTKD | CONN EDGECARD 80POS DIP .125 SLD |
| ADSP-21489BSWZ-4A | IC CCD SIGNAL PROCESSOR 100LQFP |
| MEV3S0505SC | CONV DC/DC 3W 5V IN 5V OUT SIP |
| ADSP-21992BSTZ | IC DSP CONTROLLER 16BIT 176LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2181KSZ-133 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:MICROCOMPUTER 16BIT 33MIPS SMD |
| ADSP-2181KSZ-133 | 制造商:Analog Devices 功能描述:Digital Signal Processor IC |
| ADSP2181KSZ160 | 制造商:Analog Devices 功能描述:ADSP2181KSZ160 |
| ADSP-2181KSZ-160 | 功能描述:IC DSP CONTROLLER 16BIT 128-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-2181KSZ-160 | 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。