- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19468 > ADSP-2181KSTZ-160 (Analog Devices Inc)IC DSP CONTROLLER 16BIT 128TQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-2181KSTZ-160 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 30/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 16BIT 128TQFP |
| 產(chǎn)品變化通告： | Mold Change 11/Jul/2012 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ADSP-21xx |
| 類型： | 定點 |
| 接口： | 同步串行端口（SSP） |
| 時鐘速率： | 40MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 80kB |
| 電壓 - 輸入/輸出： | 5.00V |
| 電壓 - 核心： | 5.00V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-TQFP（14x20） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁
ADSP-2181
–7–
REV. D
Table II.
PMOVLAY Memory
A13
A12:0
0
Internal
Not Applicable
1
External
0
13 LSBs of Address
Overlay 1
Between 0x2000
and 0x3FFF
2
External
1
13 LSBs of Address
Overlay 2
Between 0x2000
and 0x3FFF
This organization provides for two external 8K overlay segments
using only the normal 14 address bits. This allows for simple
program overlays using one of the two external segments in
place of the on-chip memory. Care must be taken in using this
overlay space in that the processor core (i.e., the sequencer)
does not take into account the PMOVLAY register value. For
example, if a loop operation was occurring on one of the exter-
nal overlays and the program changes to another external over-
lay or internal memory, an incorrect loop operation could occur.
In addition, care must be taken in interrupt service routines as
the overlay registers are not automatically saved and restored on
the processor mode stack.
For ADSP-2100 Family compatibility, MMAP = 1 is allowed.
In this mode, booting is disabled and overlay memory is dis-
abled (PMOVLAY must be 0). Figure 5 shows the memory map
in this configuration.
INTERNAL 8K
(PMOVLAY = 0,
MMAP = 1)
0x3FFF
0x2000
0x1FFF
8K EXTERNAL
0x0000
PROGRAM MEMORY
ADDRESS
Figure 5. Program Memory (MMAP = 1)
Data Memory
The ADSP-2181 has 16,352 16-bit words of internal data
memory. In addition, the ADSP-2181 allows the use of 8K
external memory overlays. Figure 6 shows the organization of
the data memory.
8K INTERNAL
(DMOVLAY = 0)
OR
EXTERNAL 8K
(DMOVLAY = 1, 2)
INTERNAL
8160 WORDS
DATA MEMORY
ADDRESS
32 MEMORY–
MAPPED REGISTERS
0x3FFF
0x3FEO
0x3FDF
0x2000
0x1FFF
0x0000
Figure 6. Data Memory
Memory Architecture
The ADSP-2181 provides a variety of memory and peripheral
interface options. The key functional groups are Program
Memory, Data Memory, Byte Memory and I/O.
Program Memory is a 24-bit-wide space for storing both
instruction opcodes and data. The ADSP-2181 has 16K words
of Program Memory RAM on chip and the capability of access-
ing up to two 8K external memory overlay spaces using the
external data bus. Both an instruction opcode and a data value
can be read from on-chip program memory in a single cycle.
Data Memory is a 16-bit-wide space used for the storage of
data variables and for memory-mapped control registers. The
ADSP-2181 has 16K words on Data Memory RAM on chip,
consisting of 16,352 user-accessible locations and 32 memory-
mapped registers. Support also exists for up to two 8K external
memory overlay spaces through the external data bus.
Byte Memory provides access to an 8-bit wide memory space
through the Byte DMA (BDMA) port. The Byte Memory inter-
face provides access to 4 MBytes of memory by utilizing eight
data lines as additional address lines. This gives the BDMA Port
an effective 22-bit address range. On power-up, the DSP can
automatically load bootstrap code from byte memory.
I/O Space allows access to 2048 locations of 16-bit-wide data.
It is intended to be used to communicate with parallel periph-
eral devices such as data converters and external registers or
latches.
Program Memory
The ADSP-2181 contains a 16K
× 24 on-chip program RAM.
The on-chip program memory is designed to allow up to two
accesses each cycle so that all operations can complete in a
single cycle. In addition, the ADSP-2181 allows the use of 8K
external memory overlays.
The program memory space organization is controlled by the
MMAP pin and the PMOVLAY register. Normally, the ADSP-
2181 is configured with MMAP = 0 and program memory orga-
nized as shown in Figure 4.
8K INTERNAL
(PMOVLAY = 0,
MMAP = 0)
OR
EXTERNAL 8K
(PMOVLAY = 1 or 2,
MMAP = 0)
0x3FFF
0x2000
0x1FFF
8K INTERNAL
0x0000
PROGRAM MEMORY
ADDRESS
Figure 4. Program Memory (MMAP = 0)
There are 16K words of memory accessible internally when the
PMOVLAY register is set to 0. When PMOVLAY is set to
something other than 0, external accesses occur at addresses
0x2000 through 0x3FFF. The external address is generated as
shown in Table II.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-21R-CY-F1 | CONVERTER MOD DC/DC 7.5V 50W |
| RMA40DTKD | CONN EDGECARD 80POS DIP .125 SLD |
| ADSP-21489BSWZ-4A | IC CCD SIGNAL PROCESSOR 100LQFP |
| MEV3S0505SC | CONV DC/DC 3W 5V IN 5V OUT SIP |
| ADSP-21992BSTZ | IC DSP CONTROLLER 16BIT 176LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2181KSZ-133 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:MICROCOMPUTER 16BIT 33MIPS SMD |
| ADSP-2181KSZ-133 | 制造商:Analog Devices 功能描述:Digital Signal Processor IC |
| ADSP2181KSZ160 | 制造商:Analog Devices 功能描述:ADSP2181KSZ160 |
| ADSP-2181KSZ-160 | 功能描述:IC DSP CONTROLLER 16BIT 128-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-2181KSZ-160 | 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。