C
參數資料
型號: ADSP-2183KCAZ-210
廠商: Analog Devices Inc
文件頁數: 18/31頁
文件大?。?/td> 0K
描述: IC DSP 16BIT 52MHZ 144-BGA
標準包裝: 1
系列: ADSP-21xx
類型: 定點
接口: 同步串行端口(SSP)
時鐘速率: 52MHz
非易失內存: 外部
芯片上RAM: 80kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 144-LFBGA
供應商設備封裝: 144-迷你型BGA
包裝: 托盤
ADSP-2183
–25–
REV. C
CAPACITIVE LOADING
Figures 22 and 23 show the capacitive loading characteristics of
the ADSP-2183.
CL – pF
RISE
TIME
(0.4V
2.4V)
ns
0
160
20
40
60
80
100
120
140
25
20
15
10
5
T = +85 C
VDD = 3.0V
180
200
Figure 22. Typical Output Rise Time vs. Load Capacitance,
CL (at Maximum Ambient Operating Temperature)
CL – pF
18
–2
0
200
40
80
120
160
16
10
6
2
NOMINAL
14
12
8
4
–4
–6
VALID
OUTPUT
DELAY
OR
HOLD
ns
Figure 23. Typical Output Valid Delay or Hold vs. Load
Capacitance, CL (at Maximum Ambient Operating
Temperature)
TEST CONDITIONS
Output Disable Time
Output pins are considered to be disabled when they have
stopped driving and started a transition from the measured
output high or low voltage to a high impedance state. The out-
put disable time (tDIS) is the difference of tMEASURED and tDECAY,
as shown in the Output Enable/Disable diagram. The time is the
interval from when a reference signal reaches a high or low
voltage level to when the output voltages have changed by 0.5 V
from the measured output high or low voltage. The decay time,
tDECAY, is dependent on the capacitive load, CL, and the current
load, iL, on the output pin. It can be approximated by the fol-
lowing equation:
t
DECAY =
C
L 0.5 V
i
L
from which
t
DIS = t MEASURED – tDECAY
is calculated. If multiple pins (such as the data bus) are dis-
abled, the measurement value is that of the last pin to stop
driving.
1.5V
INPUT
OR
OUTPUT
1.5V
Figure 24. Voltage Reference Levels for AC Measure-
ments (Except Output Enable/Disable)
Output Enable Time
Output pins are considered to be enabled when they have made
a transition from a high-impedance state to when they start
driving. The output enable time (tENA) is the interval from when
a reference signal reaches a high or low voltage level to when the
output has reached a specified high or low trip point, as shown
in the Output Enable/Disable diagram. If multiple pins (such as
the data bus) are enabled, the measurement value is that of the
first pin to start driving.
2.0V
1.0V
tENA
REFERENCE
SIGNAL
OUTPUT
tDECAY
VOH
(MEASURED)
OUTPUT STOPS
DRIVING
OUTPUT STARTS
DRIVING
tDIS
tMEASURED
VOL
(MEASURED)
VOH (MEASURED) – 0.5V
VOL (MEASURED) +0.5V
HIGH-IMPEDANCE STATE. TEST CONDITIONS CAUSE
THIS VOLTAGE LEVEL TO BE APPROXIMATELY 1.5V.
VOH
(MEASURED)
VOL
(MEASURED)
Figure 25. Output Enable/Disable
TO
OUTPUT
PIN
50pF
+1.5V
IOH
IOL
Figure 26. Equivalent Device Loading for AC Measure-
ments (Including All Fixtures)
ENVIRONMENTAL CONDITIONS
Ambient Temperature Rating:
TAMB = TCASE – (PD
× θCA)
TCASE = Case Temperature in
°C
PD = Power Dissipation in W
θCA = Thermal Resistance (Case-to-Ambient)
θJA = Thermal Resistance (Junction-to-Ambient)
θ
JC = Thermal Resistance (Junction-to-Case)
Package
JA
JC
CA
LQFP
50
°C/W
2
°C/W
48
°C/W
Mini-BGA
70.7
°C/W
7.4
°C/W
63.3
°C/W
相關PDF資料
PDF描述
MAX6670AUB50+T IC TEMP SENSOR REMOTE 10-UMAX
MC7824CT IC REG LDO 24V 1A TO220AB
GBC07DRTS CONN EDGECARD 14POS DIP .100 SLD
ABE35DHRR CONN CARD EXTEND 70POS 1MM SLD
RSC35DRSD-S273 CONN EDGECARD 70POS DIP .100 SLD
相關代理商/技術參數
參數描述
ADSP2183KS133 制造商:AD 功能描述:*
ADSP-2183KST-115 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-2183KST-133 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 33.3MHz 33.3MIPS 128-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3.3V 16BITDSP,33MIPS,16KWRDSPM/DM,128TQF - Bulk
ADSP-2183KST-160 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 40MHz 40MIPS 128-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3.3V,16BITDSP,40MIPS,16KWRDSPM/DM,128TQF - Bulk
ADSP-2183KST-210 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 52MHz 52MIPS 128-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3.3V 16BITDSP,52MIPS,16KWORDSPM/DM,128TQ - Bulk 制造商:Analog Devices 功能描述:Digital Signal Processor IC