參數(shù)資料
型號: ADSP-2185NKCAZ-320
廠商: Analog Devices Inc
文件頁數(shù): 34/48頁
文件大?。?/td> 0K
描述: IC DSP 16BIT 80MHZ 144CSPBGA
標準包裝: 1
系列: ADSP-21xx
類型: 定點
接口: 主機接口,串行端口
時鐘速率: 80MHz
非易失內(nèi)存: 外部
芯片上RAM: 80kB
電壓 - 輸入/輸出: 1.8V,2.5V,3.3V
電壓 - 核心: 1.80V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 144-LFBGA,CSPBGA
供應商設(shè)備封裝: 144-CSBGA(10x10)
包裝: 托盤
Rev. A
|
Page 4 of 48
|
August 2006
ADSP-218xN
The two address buses (PMA and DMA) share a single external
address bus, allowing memory to be expanded off-chip, and the
two data buses (PMD and DMD) share a single external data
bus. Byte memory space and I/O memory space also share the
external buses.
Program memory can store both instructions and data, permit-
ting ADSP-218xN series members to fetch two operands in a
single cycle, one from program memory and one from data
memory. ADSP-218xN series members can fetch an operand
from program memory and the next instruction in the
same cycle.
In lieu of the address and data bus for external memory connec-
tion, ADSP-218xN series members may be configured for 16-bit
Internal DMA port (IDMA port) connection to external sys-
tems. The IDMA port is made up of 16 data/address pins and
five control pins. The IDMA port provides transparent, direct
access to the DSP’s on-chip program and data RAM.
An interface to low-cost byte-wide memory is provided by the
Byte DMA port (BDMA port). The BDMA port is bidirectional
and can directly address up to four megabytes of external RAM
or ROM for off-chip storage of program overlays or data tables.
The byte memory and I/O memory space interface supports
slow memories and I/O memory-mapped peripherals with pro-
grammable wait state generation. External devices can gain
control of external buses with bus request/grant signals (BR,
BGH, and BG). One execution mode (Go Mode) allows the
ADSP-218xN to continue running from on-chip memory. Nor-
mal execution mode requires the processor to halt while buses
are granted.
ADSP-218xN series members can respond to eleven interrupts.
There can be up to six external interrupts (one edge-sensitive,
two level-sensitive, and three configurable) and seven internal
interrupts generated by the timer, the serial ports (SPORT), the
BDMA port, and the power-down circuitry. There is also a mas-
ter RESET signal. The two serial ports provide a complete
synchronous serial interface with optional companding in hard-
ware and a wide variety of framed or frameless data transmit
and receive modes of operation.
Each port can generate an internal programmable serial clock or
accept an external serial clock.
ADSP-218xN series members provide up to 13 general-purpose
flag pins. The data input and output pins on SPORT1 can be
alternatively configured as an input flag and an output flag. In
addition, eight flags are programmable as inputs or outputs, and
three flags are always outputs.
A programmable interval timer generates periodic interrupts. A
16-bit count register (TCOUNT) decrements every n processor
cycle, where n is a scaling value stored in an 8-bit register
(TSCALE). When the value of the count register reaches zero,
an interrupt is generated and the count register is reloaded from
a 16-bit period register (TPERIOD).
Serial Ports
ADSP-218xN series members incorporate two complete syn-
chronous serial ports (SPORT0 and SPORT1) for serial
communications and multiprocessor communication.
Following is a brief list of the capabilities of the ADSP-218xN
SPORTs. For additional information on Serial Ports, refer to the
ADSP-218x DSP Hardware Reference.
SPORTs are bidirectional and have a separate, double-
buffered transmit and receive section.
SPORTs can use an external serial clock or generate their
own serial clock internally.
SPORTs have independent framing for the receive and
transmit sections. Sections run in a frameless mode or with
frame synchronization signals internally or externally gen-
erated. Frame sync signals are active high or inverted, with
either of two pulsewidths and timings.
SPORTs support serial data word lengths from 3 bits to
16 bits and provide optional A-law and μ-law companding,
according to CCITT recommendation G.711.
SPORT receive and transmit sections can generate unique
interrupts on completing a data word transfer.
SPORTs can receive and transmit an entire circular buffer
of data with only one overhead cycle per data word. An
interrupt is generated after a data buffer transfer.
SPORT0 has a multichannel interface to selectively receive
and transmit a 24 word or 32-word, time-division multi-
plexed, serial bitstream.
SPORT1 can be configured to have two external interrupts
(IRQ0 and IRQ1) and the FI and FO signals. The internally
generated serial clock may still be used in this
configuration.
相關(guān)PDF資料
PDF描述
LSM2-T/16-W3-C CONV DC/DC 52.8W 16A 5V SMD
GCM18DCSS CONN EDGECARD 36POS DIP .156 SLD
TAJF157K010RNJ CAP TANT 150UF 10V 10% 2312
GCM18DCMS CONN EDGECARD 36POS .156 WW
ADSP-BF526KBCZ-4 IC DSP CTRLR 400MHZ 289CSPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2185NKST-320 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 80MHz 80MIPS 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16K PM/16K DM RAM,16-BIT, 80 MIPS, 1.8V - Bulk 制造商:Analog Devices 功能描述:Digital Signal Processor IC Supply Volta
ADSP-2185NKSTZ-320 功能描述:IC DSP CONTROLLER 16BIT 100LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:ADSP-21xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-2185NKSTZ-3202 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP2186 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-2186 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer