Host Port ALE Mode Write Cycle Timing Table 15 and Figure 14 describe Host port write operations in Address Latch Enable" />
參數(shù)資料
型號: ADSP-2191MBCAZ-140
廠商: Analog Devices Inc
文件頁數(shù): 18/48頁
文件大?。?/td> 0K
描述: IC DSP CONTROLLER 16BIT 144MBGA
標(biāo)準(zhǔn)包裝: 1
系列: ADSP-21xx
類型: 定點(diǎn)
接口: 主機(jī)接口,SPI,SSP,UART
時鐘速率: 140MHz
非易失內(nèi)存: 外部
芯片上RAM: 160kB
電壓 - 輸入/輸出: 3.00V,3.30V
電壓 - 核心: 2.50V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 144-LFBGA
供應(yīng)商設(shè)備封裝: 144-迷你型BGA
包裝: 托盤
–25–
REV. A
ADSP-2191M
Host Port ALE Mode Write Cycle Timing
Table 15 and Figure 14 describe Host port write operations in
Address Latch Enable (ALE) mode. For more information on
ACK, Ready, ALE, and ACC mode selection, see the Host port
modes description on Page 8.
Table 15. Host Port ALE Mode Write Cycle Timing
Parameter
Min
Max
Unit
Switching Characteristics
t
WHKS1
HWR Asserted to HACK Asserted (Setup, ACK Mode) First
Byte
10
5t
HCLK +tNH
1
ns
t
WHKS2
HWR Asserted to HACK Asserted (Setup, ACK Mode)2
10
ns
t
WHKH
HWR Deasserted to HACK Deasserted (Hold, ACK Mode)
10
ns
t
WHS
HWR Asserted to HACK Asserted (Setup, Ready Mode)
10
ns
t
WHH
HWR Asserted to HACK Deasserted (Hold, Ready Mode)
First Byte
05t
HCLK +tNH
1
ns
Timing Requirements
t
CSAL
HCMS or HCIOMS Asserted to HALE Asserted
0ns
t
ALPW
HALE Asserted Pulsewidth
4
ns
t
ALCSW
HALE Deasserted to
HCMS or HCIOMS Deasserted
1
ns
t
WCSW
HWR Deasserted to HCMS or HCIOMS Deasserted
0
ns
t
ALW
HALE Deasserted to
HWR Asserted
1
ns
t
WCS
HWR Deasserted (After Last Byte) to HCMS or
HCIOMS Deasserted (Ready for Next Write)
0ns
t
HKWD
HACK Asserted to
HWR Deasserted (Hold, ACK Mode)
1.5
ns
t
AALS
Address Valid to HALE Deasserted (Setup)
2
ns
t
ALAH
HALE Deasserted to Address Invalid (Hold)
4
ns
t
DWS
Data Valid to
HWR Deasserted (Setup)
4
ns
t
WDH
HWR Deasserted to Data Invalid (Hold)
1
ns
1t
NH are peripheral bus latencies (n
tHCLK); these are internal DSP latencies related to the number of peripheral DMAs attempting to access DSP memory
at the same time.
2Measurement is for the second, third, or fourth byte of a host write transaction. The quantity of bytes to complete a host write transaction is dependent on
the data bus size (8 or 16 bits) and the data type (16 or 24 bits).
相關(guān)PDF資料
PDF描述
IRU1207-25CSTR IC REG LDO 2.5V 1A 8-SOIC
VI-B1T-CW-B1 CONVERTER MOD DC/DC 6.5V 100W
TAP475J020SCS CAP TANT 4.7UF 20V 5% RADIAL
XC95288XL-7CSG280C IC CPLD 288MCELL 7.5NS 280-CSBGA
ADSP-2187NBSTZ-320 IC DSP CONTROLLER 16BIT 100LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2191MBST-140 制造商:Analog Devices 功能描述:DSP 16-Bit 140MHz 140MIPS 144-Pin LQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT
ADSP-2191MBSTZ-140 功能描述:IC DSP CONTROLLER 16BIT 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-2191MKCA-160 功能描述:IC DSP CONTROLLER 16BIT 144MBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-2191MKCAZ-160 功能描述:IC DSP CONTROLLER 16BIT 144MBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-2191MKST-160 制造商:Analog Devices 功能描述:DSP 16-Bit 160MHz 160MIPS 144-Pin LQFP 制造商:Analog Devices 功能描述:Digital Signal Processor IC Supply Volta