- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19405 > ADSP-BF504KCPZ-4 (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 88LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADSP-BF504KCPZ-4 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/80頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 88LFCSP |
| 視頻文件： | Blackfin? BF50x Processor Family |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Blackfin® |
| 類型： | 定點 |
| 接口： | CAN，EBI/EMI，I²C，IrDA，PPI，SPI，SPORT，UART/USART |
| 時鐘速率： | 400MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 68kB |
| 電壓 - 輸入/輸出： | 1.8V，2.5V，3.3V |
| 電壓 - 核心： | 1.31V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 88-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 88-LFCSP（12x12） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
Rev. A
|
Page 18 of 80
|
July 2011
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
JTAG Test Access Port (TAP) on each JTAG processor. The
emulator uses the TAP to access the internal features of the pro-
cessor, allowing the developer to load code, set breakpoints,
observe variables, observe memory, and examine registers. The
processor must be halted to send data and commands, but once
an operation has been completed by the emulator, the processor
system is set running at full speed with no impact on
system timing.
To use these emulators, the target board must include a header
that connects the processor’s JTAG port to the emulator.
For details on target board design issues including mechanical
layout, single processor connections, multiprocessor scan
chains, signal buffering, signal termination, and emulator pod
logic, see (EE-68) Analog Devices JTAG Emulation Technical
Reference on the Analog Devices website (www.analog.com)—
use site search on “EE-68.” This document is updated regularly
to keep pace with improvements to emulator support.
ADC AND ACM INTERFACE
This section describes the ADC and ACM interface. System
designers should also consult the ADSP-BF50x Blackfin Proces-
sor Hardware Reference for additional information.
The ADC control module (ACM) provides an interface that
synchronizes the controls between the processor and the inter-
nal analog-to-digital converter (ADC) module. The ACM is
available on the ADSP-BF504, ADSP-BF504F, and
ADSP-BF506F processors, and the ADC is available on the
ADSP-BF506F processor only. The analog-to-digital conver-
sions are initiated by the processor, based on external or
internal events.
The ACM allows for flexible scheduling of sampling instants
and provides precise sampling signals to the ADC.
The ACM synchronizes the ADC conversion process; generat-
ing the ADC controls, the ADC conversion start signal, and
other signals. The actual data acquisition from the ADC is done
by the SPORT peripherals.
The serial interface on the ADC allows the part to be directly
connected to the ADSP-BF504, ADSP-BF504F, and
ADSP-BF506F processors using serial interface protocols.
Figure 6 shows how to connect an external ADC to the ACM
and one of the two SPORTs on the ADSP-BF504 or
ADSP-BF504F processors.
The ADC is integrated into the ADSP-BF506F product. Figure 7
shows how to connect the internal ADC to the ACM and to one
of the two SPORTs on the ADSP-BF506F processor.
The ADSP-BF504, ADSP-BF504F, and ADSP-BF506F proces-
sors interface directly to the ADC without any glue logic
required. The availability of secondary receive registers on the
serial ports of the Blackfin processors means only one serial port
Figure 6. ADC (External), ACM, and SPORT Connections
Figure 7. ADC (Internal), ACM, and SPORT Connections
SPORTx
DRxSEC
DRxPRI
RCLKx
RFSx
ADC
(EXTERNAL)
DOUTB
DOUTA
ADSCLK
CS
RANGE
SGL/
DIFF
A[2:0]
ACM
CS
ACLK
ACM_RANGE
ACM_SGLDIFF
ACM_A[2:0]
ADSP-BF504 / ADSP-BF504F
SPORT
SELECT
MUX
SPORTx
DRxSEC
DRxPRI
RCLKx
RFSx
ADC
(INTERNAL)
DOUTB
DOUTA
ADSCLK
CS
RANGE
SGL/
DIFF
A[2:0]
ACM
CS
ACLK
ACM_RANGE
ACM_SGLDIFF
ACM_A[2:0]
ADSP-BF506F
SPORT
SELECT
MUX
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GSA50DTBH | CONN EDGECARD 100PS R/A .125 SLD |
| MAX6502UKP055+T | IC TEMP SWITCH SOT23-5 |
| RBC10DRTI-S13 | CONN EDGECARD 20POS .100 EXTEND |
| VE-BNZ-CW-F2 | CONVERTER MOD DC/DC 2V 40W |
| TMS320C6416TBZLZD1 | IC FIXED-POINT DSP 532-FCBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-BF504KCPZ-4F | 功能描述:IC CCD SIGNAL PROCESSOR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-BF506BSWZ-3F | 功能描述:IC DSP 400MHZ 1.4V 120LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF506BSWZ-4F | 功能描述:IC DSP 400MHZ 1.4V 120LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF506BSWZ-4FX | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF506F | 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN WITH ADVANCED EMBEDDED CONNECTIVITY - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。