scales wi" />
參數(shù)資料
型號(hào)： ADSP-BF504KCPZ-4
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 68/80頁(yè)
文件大?。?/td> 0K
描述： IC CCD SIGNAL PROCESSOR 88LFCSP
視頻文件： Blackfin? BF50x Processor Family
標(biāo)準(zhǔn)包裝： 1
系列： Blackfin®
類型： 定點(diǎn)
接口： CAN，EBI/EMI，I²C，IrDA，PPI，SPI，SPORT，UART/USART
時(shí)鐘速率： 400MHz
非易失內(nèi)存： 外部
芯片上RAM： 68kB
電壓 - 輸入/輸出： 1.8V，2.5V，3.3V
電壓 - 核心： 1.31V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 88-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 88-LFCSP（12x12）
包裝： 托盤
Rev. A
|
Page 70 of 80
|
July 2011
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
maximum ADSCLK frequency and an ADSCLK frequency that
scales with the sampling rate with VDD = 3 V and VDD = 5 V,
respectively. In all cases, the internal reference was used.
ADC—SERIAL INTERFACE
timing diagram for serial interfacing to the ADC. The serial
clock provides the conversion clock and controls the transfer of
information from the ADC during conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode,
at which point the analog input is sampled and the bus is taken
out of three-state. The conversion is also initiated at this point
and requires a minimum of 14 ADSCLKs to complete. Once 13
ADSCLK falling edges have elapsed, the track-and-hold goes
back into track on the next ADSCLK rising edge, as shown in
ADSCLK transfer is used, then two trailing zeros appear after
the final LSB. On the rising edge of CS, the conversion is termi-
nated and DOUTA and DOUTB go back into three-state. If CS is
not brought high but is instead held low for a further 14 (or 16)
ADSCLK cycles on DOUTA, the data from Conversion B is out-
put on DOUTA (followed by two trailing zeros).
Likewise, if CS is held low for a further 14 (or 16) ADSCLK
cycles on DOUTB, the data from Conversion A is output on
DOUTB.
DOUTA is shown. In this case, the DOUT line in use goes back into
three-state on the 32nd ADSCLK falling edge or the rising edge
of CS, whichever occurs first.
A minimum of 14 serial clock cycles are required to perform the
conversion process and to access data from one conversion on
either data line of the ADC. CS going low provides the leading
zero to be read in by the microcontroller or DSP. The remaining
data is then clocked out by subsequent ADSCLK falling edges,
beginning with a second leading zero. Thus, the first falling
clock edge on the serial clock has the leading zero provided and
also clocks out the second leading zero. The 12-bit result then
follows with the final bit in the data transfer valid on the 14th
falling edge, having being clocked out on the previous (13th) fall-
ing edge. In applications with a slower ADSCLK, it may be
possible to read in data on each ADSCLK rising edge depending
on the ADSCLK frequency. The first rising edge of ADSCLK
after the CS falling edge would have the second leading zero
provided, and the 13th rising ADSCLK edge would have DB0
provided.
Note that with fast ADSCLK values, and thus short ADSCLK
periods, in order to allow adequately for t2, an ADSCLK rising
edge may occur before the first ADSCLK falling edge. This ris-
ing edge of ADSCLK may be ignored for the purposes of the
timing descriptions in this section. If a falling edge of ADSCLK
is coincident with the falling edge of CS, then this falling edge of
ADSCLK is not acknowledged by the ADC, and the next falling
edge of ADSCLK will be the first registered after the falling edge
of CS.
Figure 85. Power vs. Throughput in Normal Mode with VDD = 3 V
Figure 86. Power vs. Throughput in Normal Mode with VDD = 5 V
THROUGHPUT (kSPS)
1400
0
200
400
600
800
1000
1200
POWER
(mW)
10.0
9.5
9.0
8.5
8.0
7.5
7.0
6.5
6.0
5.5
5.0
24MHz ADSCLK
VARIABLE ADSCLK
TA = 25°C
THROUGHPUT (kSPS)
2000
0
200
400
600
800 1000 1200 1400 1600 1800
POWER
(mW)
30
28
26
24
22
20
18
16
14
12
10
32MHz ADSCLK
VARIABLE ADSCLK
TA = 25°C
相關(guān)PDF資料
PDF描述
GSA50DTBH CONN EDGECARD 100PS R/A .125 SLD
MAX6502UKP055+T IC TEMP SWITCH SOT23-5
RBC10DRTI-S13 CONN EDGECARD 20POS .100 EXTEND
VE-BNZ-CW-F2 CONVERTER MOD DC/DC 2V 40W
TMS320C6416TBZLZD1 IC FIXED-POINT DSP 532-FCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-BF504KCPZ-4F 功能描述:IC CCD SIGNAL PROCESSOR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-BF506BSWZ-3F 功能描述:IC DSP 400MHZ 1.4V 120LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF506BSWZ-4F 功能描述:IC DSP 400MHZ 1.4V 120LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF506BSWZ-4FX 制造商:Analog Devices 功能描述:- Trays
ADSP-BF506F 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN WITH ADVANCED EMBEDDED CONNECTIVITY - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*