- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19474 > ADSP-BF537BBCZ-5BV (Analog Devices Inc)IC DSP CTLR 16BIT 208CSPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-BF537BBCZ-5BV |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 14/68頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CTLR 16BIT 208CSPBGA |
| 產(chǎn)品培訓(xùn)模塊： | Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Blackfin® |
| 類型： | 定點(diǎn) |
| 接口： | CAN，SPI，SSP，TWI，UART |
| 時(shí)鐘速率： | 533MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 132kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.25V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 208-CSPBGA |
| 包裝： | 托盤 |
| 配用： | ADZS-BF537-ASKIT-ND - BOARD EVAL SKIT ADSP-BF537 ADZS-BFAUDIO-EZEXT-ND - BOARD EVAL AUDIO BLACKFIN ADZS-BF537-EZLITE-ND - BOARD EVAL ADSP-BF537 ADZS-BFAV-EZEXT-ND - BOARD DAUGHT ADSP-BF533,37,61KIT ADZS-BF537-STAMP-ND - SYSTEM DEV FOR ADSP-BF537 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
Rev. J
|
Page 21 of 68
|
February 2014
Port H: GPIO/10/100 Ethernet MAC (On
ADSP-BF534, these pins are GPIO only)
PH0 – GPIO/ETxD0
I/O
GPIO/Ethernet MII or RMII Transmit D0
E
PH1 – GPIO/ETxD1
I/O
GPIO/Ethernet MII or RMII Transmit D1
E
PH2 – GPIO/ETxD2
I/O
GPIO/Ethernet MII Transmit D2
E
PH3 – GPIO/ETxD3
I/O
GPIO/Ethernet MII Transmit D3
E
PH4 – GPIO/ETxEN
I/O
GPIO/Ethernet MII or RMII Transmit Enable
E
PH5 – GPIO/MII TxCLK/RMII REF_CLK
I/O
GPIO/Ethernet MII Transmit Clock/RMII Reference Clock
E
PH6 – GPIO/MII PHYINT/RMII MDINT
I/O
GPIO/Ethernet MII PHY Interrupt/RMII Management Data Interrupt (This pin
should be pulled high when used as a hibernate wake-up.)
E
PH7 – GPIO/COL
I/O
GPIO/Ethernet Collision
E
PH8 – GPIO/ERxD0
I/O
GPIO/Ethernet MII or RMII Receive D0
E
PH9 – GPIO/ERxD1
I/O
GPIO/Ethernet MII or RMII Receive D1
E
PH10 – GPIO/ERxD2
I/O
GPIO/Ethernet MII Receive D2
E
PH11 – GPIO/ERxD3
I/O
GPIO/Ethernet MII Receive D3
E
PH12 – GPIO/ERxDV/TACLK5
I/O
GPIO/Ethernet MII Receive Data Valid/Alternate Timer5 Input Clock
E
PH13 – GPIO/ERxCLK/TACLK6
I/O
GPIO/Ethernet MII Receive Clock/Alternate Timer6 Input Clock
E
PH14 – GPIO/ERxER/TACLK7
I/O
GPIO/Ethernet MII or RMII Receive Error/Alternate Timer7 Input Clock
E
PH15 – GPIO/MII CRS/RMII CRS_DV
I/O
GPIO/Ethernet MII Carrier Sense/Ethernet RMII Carrier Sense and Receive Data
Valid
E
Port J: SPORT0/TWI/SPI Select/CAN
PJ0 – MDC
O
Ethernet Management Channel Clock (On ADSP-BF534 processors, do not
connect this pin.)
E
PJ1 – MDIO
I/O
Ethernet Management Channel Serial Data (On ADSP-BF534 processors, tie this
pin to ground.)
E
PJ2 – SCL
I/O
TWI Serial Clock (This pin is an open-drain output and requires a pull-up
resistor.)
F
PJ3 – SDA
I/O
TWI Serial Data (This pin is an open-drain output and requires a pull-up
resistor.)
F
PJ4 – DR0SEC/CANRX/TACI0
I
SPORT0 Receive Data Secondary/CAN Receive/Timer0 Alternate Input Capture
PJ5 – DT0SEC/CANTX/SPI SSEL7
O
SPORT0 Transmit Data Secondary/CAN Transmit/SPI Slave Select Enable 7
C
PJ6 – RSCLK0/TACLK2
I/O
SPORT0 Receive Serial Clock/Alternate Timer2 Clock Input
D
PJ7 – RFS0/TACLK3
I/O
SPORT0 Receive Frame Sync/Alternate Timer3 Clock Input
C
PJ8 – DR0PRI/TACLK4
I
SPORT0 Receive Data Primary/Alternate Timer4 Clock Input
PJ9 – TSCLK0/TACLK1
I/O
SPORT0 Transmit Serial Clock/Alternate Timer1 Clock Input
D
PJ10 – TFS0/SPI SSEL3
I/O
SPORT0 Transmit Frame Sync/SPI Slave Select Enable 3
C
PJ11 – DT0PRI/SPI SSEL2
O
SPORT0 Transmit Data Primary/SPI Slave Select Enable 2
C
Real-Time Clock
RTXI
I
RTC Crystal Input (This pin should be pulled low when not used.)
RTXO
O
RTC Crystal Output (Does not three-state in hibernate.)
JTAG Port
TCK
I
JTAG Clock
TDO
O
JTAG Serial Data Out
C
TDI
I
JTAG Serial Data In
TMS
I
JTAG Mode Select
TRST
I
JTAG Reset (This pin should be pulled low if the JTAG port is not used.)
EMU
O
Emulation Output
C
Table 9. Pin Descriptions (Continued)
Pin Name
Type Function
Driver
Type1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS18B20+ | IC THERM MICROLAN PROG-RES TO-92 |
| XC95288XL-7BGG256C | IC CPLD 288MCELL 7.5NS 256-PBGA |
| TMK316BJ335ML-T | CAP CER 3.3UF 25V 20% X5R 1206 |
| ASC31DRTS-S93 | CONN EDGECARD 62POS DIP .100 SLD |
| ECC22DJBN-S1136 | CONN EDGECARD 44PS .100 PRESSFIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-BF537BBCZ5BVX | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF537BBCZ-5BX | 制造商:Analog Devices 功能描述:208-MEG PB FREE SPARSE - Trays |
| ADSP-BF537KBC-6A | 制造商:Analog Devices 功能描述:DSP FIX PT 16BIT 600MHZ 600MIPS 182CSPBGA - Trays |
| ADSP-BF537KBCZ-6A | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 600MHz 600MIPS 182-Pin CSP-BGA 制造商:Analog Devices 功能描述:Digital Signal Processor IC |
| ADSP-BF537KBCZ-6AV | 功能描述:IC DSP CTLR 16BIT 182CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:Blackfin® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。